System and method for improving the graphics performance of hosted applications

One or more hardware components identify a bottleneck stage within a processor pipeline that processes frames of a video stream. The bottleneck stage has a first clock. An upstream stage receives a feedback signal from the bottleneck stage. The upstream stage has a second clock and the feedback sign...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Benitez, Nico, Dietrich, Douglas Sim, Cotter, Timothy
Format:	Patent
Sprache:	eng
Schlagworte:	AMUSEMENTS BROADCAST COMMUNICATION CARD, BOARD, OR ROULETTE GAMES ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY GAMES GAMES NOT OTHERWISE PROVIDED FOR HUMAN NECESSITIES INDOOR GAMES USING SMALL MOVING PLAYING BODIES PICTORIAL COMMUNICATION, e.g. TELEVISION SPORTS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION VIDEO GAMES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	One or more hardware components identify a bottleneck stage within a processor pipeline that processes frames of a video stream. The bottleneck stage has a first clock. An upstream stage receives a feedback signal from the bottleneck stage. The upstream stage has a second clock and the feedback signal includes information as to time required by the bottleneck stage to operate on data and information as to time the data spent queued. The upstream stage adjusts the speed at which the upstream stage operates and queues data to approximate the speed at which the bottleneck stage is operating and queuing data.