Fin field-effect transistor (FinFet) capacitor structure for use in integrated circuits

A FinFet capacitor structure includes a first, second, third, and fourth FinFet fin, a contiguous gate layer over the fins, first and second source/drain contacts in direct physical contact with the first FinFet fin on either side of the gate layer, a first gate contact in direct physical contact wi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Tipple, David Russell, MacDonald, Colin, Jarrar, Anis Mahmoud
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Tipple, David Russell
MacDonald, Colin
Jarrar, Anis Mahmoud
description A FinFet capacitor structure includes a first, second, third, and fourth FinFet fin, a contiguous gate layer over the fins, first and second source/drain contacts in direct physical contact with the first FinFet fin on either side of the gate layer, a first gate contact in direct physical contact with a portion of the contiguous gate layer directly over the second FinFet fin, third and fourth source/drain contacts in direct physical contact with the third FinFet fin on either side of the gate layer, and a second gate contact in direct physical contact with a portion of the contiguous gate layer directly over the fourth FinFet fin. The first, second, third, and fourth source/drain contacts are all connected to a first power supply rail, and the first and second gate contacts are all connected to a second power supply rail.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10497794B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10497794B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10497794B13</originalsourceid><addsrcrecordid>eNqNjMEKwjAQRHPxIOo_rDc9FCwWSq-KwbuKxxLSSVkoaclu_t8IfoCnYebNzNq8LUcKjGmoEAK8kiYXhUXnRIcCLfRI3i3O8zcSTdlrTqBQXBZQ2XNUjMkpBvKcfGaVrVkFNwl2P92Yvb09r_cKy9xDyh0itH896lPTtW3XXOrzP50PORs6Ag</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fin field-effect transistor (FinFet) capacitor structure for use in integrated circuits</title><source>esp@cenet</source><creator>Tipple, David Russell ; MacDonald, Colin ; Jarrar, Anis Mahmoud</creator><creatorcontrib>Tipple, David Russell ; MacDonald, Colin ; Jarrar, Anis Mahmoud</creatorcontrib><description>A FinFet capacitor structure includes a first, second, third, and fourth FinFet fin, a contiguous gate layer over the fins, first and second source/drain contacts in direct physical contact with the first FinFet fin on either side of the gate layer, a first gate contact in direct physical contact with a portion of the contiguous gate layer directly over the second FinFet fin, third and fourth source/drain contacts in direct physical contact with the third FinFet fin on either side of the gate layer, and a second gate contact in direct physical contact with a portion of the contiguous gate layer directly over the fourth FinFet fin. The first, second, third, and fourth source/drain contacts are all connected to a first power supply rail, and the first and second gate contacts are all connected to a second power supply rail.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191203&amp;DB=EPODOC&amp;CC=US&amp;NR=10497794B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191203&amp;DB=EPODOC&amp;CC=US&amp;NR=10497794B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tipple, David Russell</creatorcontrib><creatorcontrib>MacDonald, Colin</creatorcontrib><creatorcontrib>Jarrar, Anis Mahmoud</creatorcontrib><title>Fin field-effect transistor (FinFet) capacitor structure for use in integrated circuits</title><description>A FinFet capacitor structure includes a first, second, third, and fourth FinFet fin, a contiguous gate layer over the fins, first and second source/drain contacts in direct physical contact with the first FinFet fin on either side of the gate layer, a first gate contact in direct physical contact with a portion of the contiguous gate layer directly over the second FinFet fin, third and fourth source/drain contacts in direct physical contact with the third FinFet fin on either side of the gate layer, and a second gate contact in direct physical contact with a portion of the contiguous gate layer directly over the fourth FinFet fin. The first, second, third, and fourth source/drain contacts are all connected to a first power supply rail, and the first and second gate contacts are all connected to a second power supply rail.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjMEKwjAQRHPxIOo_rDc9FCwWSq-KwbuKxxLSSVkoaclu_t8IfoCnYebNzNq8LUcKjGmoEAK8kiYXhUXnRIcCLfRI3i3O8zcSTdlrTqBQXBZQ2XNUjMkpBvKcfGaVrVkFNwl2P92Yvb09r_cKy9xDyh0itH896lPTtW3XXOrzP50PORs6Ag</recordid><startdate>20191203</startdate><enddate>20191203</enddate><creator>Tipple, David Russell</creator><creator>MacDonald, Colin</creator><creator>Jarrar, Anis Mahmoud</creator><scope>EVB</scope></search><sort><creationdate>20191203</creationdate><title>Fin field-effect transistor (FinFet) capacitor structure for use in integrated circuits</title><author>Tipple, David Russell ; MacDonald, Colin ; Jarrar, Anis Mahmoud</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10497794B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Tipple, David Russell</creatorcontrib><creatorcontrib>MacDonald, Colin</creatorcontrib><creatorcontrib>Jarrar, Anis Mahmoud</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tipple, David Russell</au><au>MacDonald, Colin</au><au>Jarrar, Anis Mahmoud</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fin field-effect transistor (FinFet) capacitor structure for use in integrated circuits</title><date>2019-12-03</date><risdate>2019</risdate><abstract>A FinFet capacitor structure includes a first, second, third, and fourth FinFet fin, a contiguous gate layer over the fins, first and second source/drain contacts in direct physical contact with the first FinFet fin on either side of the gate layer, a first gate contact in direct physical contact with a portion of the contiguous gate layer directly over the second FinFet fin, third and fourth source/drain contacts in direct physical contact with the third FinFet fin on either side of the gate layer, and a second gate contact in direct physical contact with a portion of the contiguous gate layer directly over the fourth FinFet fin. The first, second, third, and fourth source/drain contacts are all connected to a first power supply rail, and the first and second gate contacts are all connected to a second power supply rail.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10497794B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Fin field-effect transistor (FinFet) capacitor structure for use in integrated circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T02%3A49%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tipple,%20David%20Russell&rft.date=2019-12-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10497794B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true