Lid attach optimization to limit electronic package warpage

An electronic package includes a carrier and a semiconductor chip. In a first aspect an interleaved seal band includes a pattern of a first type of seal band material and a second type of seal band material.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sikka, Kamal K, Iruvanti, Sushumna, Li, Shidong, Zitz, Jeffrey A, Toy, Hilton T
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An electronic package includes a carrier and a semiconductor chip. In a first aspect an interleaved seal band includes a pattern of a first type of seal band material and a second type of seal band material.