Semiconductor device and bump formation process

Semiconductor device and bump formation process

A semiconductor device includes a semiconductor substrate. A pad region is disposed on the semiconductor substrate. A micro bump is disposed on the pad region. The micro bump has a first portion on the pad region and a second portion on the first portion. The first portion and the second portion hav...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Wu, Kai-Di, Kuo, Chien-Hung, Lii, Mirng-Ji, Wang, Chao-Yi, Wu, Sheng-Yu, Chiu, Chun-Mao, Huang, Hon-Lin, Chen, Ching-Hui, Wang, Zi-Zhong
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Wu, Kai-Di
Kuo, Chien-Hung
Lii, Mirng-Ji
Wang, Chao-Yi
Wu, Sheng-Yu
Chiu, Chun-Mao
Huang, Hon-Lin
Chen, Ching-Hui
Wang, Zi-Zhong
description A semiconductor device includes a semiconductor substrate. A pad region is disposed on the semiconductor substrate. A micro bump is disposed on the pad region. The micro bump has a first portion on the pad region and a second portion on the first portion. The first portion and the second portion have different widths. The first portion has a first width and the second portion has a second width. The first width is larger or smaller than the second width. The micro bump includes nickel and gold. The semiconductor device also includes a passivation layer overlying a portion of the pad region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10319695B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10319695B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10319695B23</originalsourceid><addsrcrecordid>eNrjZNAPTs3NTM7PSylNLskvUkhJLctMTlVIzEtRSCrNLVBIyy_KTSzJzM9TKCjKT04tLuZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGxoaWZpamTkbGxKgBAFY3K3I</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and bump formation process</title><source>esp@cenet</source><creator>Wu, Kai-Di ; Kuo, Chien-Hung ; Lii, Mirng-Ji ; Wang, Chao-Yi ; Wu, Sheng-Yu ; Chiu, Chun-Mao ; Huang, Hon-Lin ; Chen, Ching-Hui ; Wang, Zi-Zhong</creator><creatorcontrib>Wu, Kai-Di ; Kuo, Chien-Hung ; Lii, Mirng-Ji ; Wang, Chao-Yi ; Wu, Sheng-Yu ; Chiu, Chun-Mao ; Huang, Hon-Lin ; Chen, Ching-Hui ; Wang, Zi-Zhong</creatorcontrib><description>A semiconductor device includes a semiconductor substrate. A pad region is disposed on the semiconductor substrate. A micro bump is disposed on the pad region. The micro bump has a first portion on the pad region and a second portion on the first portion. The first portion and the second portion have different widths. The first portion has a first width and the second portion has a second width. The first width is larger or smaller than the second width. The micro bump includes nickel and gold. The semiconductor device also includes a passivation layer overlying a portion of the pad region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190611&amp;DB=EPODOC&amp;CC=US&amp;NR=10319695B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190611&amp;DB=EPODOC&amp;CC=US&amp;NR=10319695B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wu, Kai-Di</creatorcontrib><creatorcontrib>Kuo, Chien-Hung</creatorcontrib><creatorcontrib>Lii, Mirng-Ji</creatorcontrib><creatorcontrib>Wang, Chao-Yi</creatorcontrib><creatorcontrib>Wu, Sheng-Yu</creatorcontrib><creatorcontrib>Chiu, Chun-Mao</creatorcontrib><creatorcontrib>Huang, Hon-Lin</creatorcontrib><creatorcontrib>Chen, Ching-Hui</creatorcontrib><creatorcontrib>Wang, Zi-Zhong</creatorcontrib><title>Semiconductor device and bump formation process</title><description>A semiconductor device includes a semiconductor substrate. A pad region is disposed on the semiconductor substrate. A micro bump is disposed on the pad region. The micro bump has a first portion on the pad region and a second portion on the first portion. The first portion and the second portion have different widths. The first portion has a first width and the second portion has a second width. The first width is larger or smaller than the second width. The micro bump includes nickel and gold. The semiconductor device also includes a passivation layer overlying a portion of the pad region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAPTs3NTM7PSylNLskvUkhJLctMTlVIzEtRSCrNLVBIyy_KTSzJzM9TKCjKT04tLuZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGxoaWZpamTkbGxKgBAFY3K3I</recordid><startdate>20190611</startdate><enddate>20190611</enddate><creator>Wu, Kai-Di</creator><creator>Kuo, Chien-Hung</creator><creator>Lii, Mirng-Ji</creator><creator>Wang, Chao-Yi</creator><creator>Wu, Sheng-Yu</creator><creator>Chiu, Chun-Mao</creator><creator>Huang, Hon-Lin</creator><creator>Chen, Ching-Hui</creator><creator>Wang, Zi-Zhong</creator><scope>EVB</scope></search><sort><creationdate>20190611</creationdate><title>Semiconductor device and bump formation process</title><author>Wu, Kai-Di ; Kuo, Chien-Hung ; Lii, Mirng-Ji ; Wang, Chao-Yi ; Wu, Sheng-Yu ; Chiu, Chun-Mao ; Huang, Hon-Lin ; Chen, Ching-Hui ; Wang, Zi-Zhong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10319695B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Wu, Kai-Di</creatorcontrib><creatorcontrib>Kuo, Chien-Hung</creatorcontrib><creatorcontrib>Lii, Mirng-Ji</creatorcontrib><creatorcontrib>Wang, Chao-Yi</creatorcontrib><creatorcontrib>Wu, Sheng-Yu</creatorcontrib><creatorcontrib>Chiu, Chun-Mao</creatorcontrib><creatorcontrib>Huang, Hon-Lin</creatorcontrib><creatorcontrib>Chen, Ching-Hui</creatorcontrib><creatorcontrib>Wang, Zi-Zhong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wu, Kai-Di</au><au>Kuo, Chien-Hung</au><au>Lii, Mirng-Ji</au><au>Wang, Chao-Yi</au><au>Wu, Sheng-Yu</au><au>Chiu, Chun-Mao</au><au>Huang, Hon-Lin</au><au>Chen, Ching-Hui</au><au>Wang, Zi-Zhong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and bump formation process</title><date>2019-06-11</date><risdate>2019</risdate><abstract>A semiconductor device includes a semiconductor substrate. A pad region is disposed on the semiconductor substrate. A micro bump is disposed on the pad region. The micro bump has a first portion on the pad region and a second portion on the first portion. The first portion and the second portion have different widths. The first portion has a first width and the second portion has a second width. The first width is larger or smaller than the second width. The micro bump includes nickel and gold. The semiconductor device also includes a passivation layer overlying a portion of the pad region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10319695B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device and bump formation process
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T16%3A21%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wu,%20Kai-Di&rft.date=2019-06-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10319695B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true