Printed circuit board with dam around cavity and manufacturing method thereof

A printed circuit board includes a first substrate including a first insulation layer and a first circuit layer including a bonding pad, the bonding pad disposed on the first insulation layer, a second substrate disposed on the first substrate and having a cavity exposing the bonding pad to an outsi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jung, Soon-Oh, Baek, Yong-Ho, Ko, Kyung-Hwan, Mok, Jee-Soo, Ko, Young-Gwan, Lee, Jae-Ean
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Jung, Soon-Oh
Baek, Yong-Ho
Ko, Kyung-Hwan
Mok, Jee-Soo
Ko, Young-Gwan
Lee, Jae-Ean
description A printed circuit board includes a first substrate including a first insulation layer and a first circuit layer including a bonding pad, the bonding pad disposed on the first insulation layer, a second substrate disposed on the first substrate and having a cavity exposing the bonding pad to an outside, and a dam disposed between the bonding pad and an inner wall of the cavity.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10306778B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10306778B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10306778B23</originalsourceid><addsrcrecordid>eNrjZPANKMrMK0lNUUjOLEouzSxRSMpPLEpRKM8syVBIScxVSCzKL80DyiaWZZZUKiQCmbmJeaVpicklpUCN6Qq5qSUZ-SkKJRmpRan5aTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JD402NDA2MDM3NzCyciYGDUA8aQ2lQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Printed circuit board with dam around cavity and manufacturing method thereof</title><source>esp@cenet</source><creator>Jung, Soon-Oh ; Baek, Yong-Ho ; Ko, Kyung-Hwan ; Mok, Jee-Soo ; Ko, Young-Gwan ; Lee, Jae-Ean</creator><creatorcontrib>Jung, Soon-Oh ; Baek, Yong-Ho ; Ko, Kyung-Hwan ; Mok, Jee-Soo ; Ko, Young-Gwan ; Lee, Jae-Ean</creatorcontrib><description>A printed circuit board includes a first substrate including a first insulation layer and a first circuit layer including a bonding pad, the bonding pad disposed on the first insulation layer, a second substrate disposed on the first substrate and having a cavity exposing the bonding pad to an outside, and a dam disposed between the bonding pad and an inner wall of the cavity.</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190528&amp;DB=EPODOC&amp;CC=US&amp;NR=10306778B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190528&amp;DB=EPODOC&amp;CC=US&amp;NR=10306778B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jung, Soon-Oh</creatorcontrib><creatorcontrib>Baek, Yong-Ho</creatorcontrib><creatorcontrib>Ko, Kyung-Hwan</creatorcontrib><creatorcontrib>Mok, Jee-Soo</creatorcontrib><creatorcontrib>Ko, Young-Gwan</creatorcontrib><creatorcontrib>Lee, Jae-Ean</creatorcontrib><title>Printed circuit board with dam around cavity and manufacturing method thereof</title><description>A printed circuit board includes a first substrate including a first insulation layer and a first circuit layer including a bonding pad, the bonding pad disposed on the first insulation layer, a second substrate disposed on the first substrate and having a cavity exposing the bonding pad to an outside, and a dam disposed between the bonding pad and an inner wall of the cavity.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPANKMrMK0lNUUjOLEouzSxRSMpPLEpRKM8syVBIScxVSCzKL80DyiaWZZZUKiQCmbmJeaVpicklpUCN6Qq5qSUZ-SkKJRmpRan5aTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JD402NDA2MDM3NzCyciYGDUA8aQ2lQ</recordid><startdate>20190528</startdate><enddate>20190528</enddate><creator>Jung, Soon-Oh</creator><creator>Baek, Yong-Ho</creator><creator>Ko, Kyung-Hwan</creator><creator>Mok, Jee-Soo</creator><creator>Ko, Young-Gwan</creator><creator>Lee, Jae-Ean</creator><scope>EVB</scope></search><sort><creationdate>20190528</creationdate><title>Printed circuit board with dam around cavity and manufacturing method thereof</title><author>Jung, Soon-Oh ; Baek, Yong-Ho ; Ko, Kyung-Hwan ; Mok, Jee-Soo ; Ko, Young-Gwan ; Lee, Jae-Ean</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10306778B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>Jung, Soon-Oh</creatorcontrib><creatorcontrib>Baek, Yong-Ho</creatorcontrib><creatorcontrib>Ko, Kyung-Hwan</creatorcontrib><creatorcontrib>Mok, Jee-Soo</creatorcontrib><creatorcontrib>Ko, Young-Gwan</creatorcontrib><creatorcontrib>Lee, Jae-Ean</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jung, Soon-Oh</au><au>Baek, Yong-Ho</au><au>Ko, Kyung-Hwan</au><au>Mok, Jee-Soo</au><au>Ko, Young-Gwan</au><au>Lee, Jae-Ean</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Printed circuit board with dam around cavity and manufacturing method thereof</title><date>2019-05-28</date><risdate>2019</risdate><abstract>A printed circuit board includes a first substrate including a first insulation layer and a first circuit layer including a bonding pad, the bonding pad disposed on the first insulation layer, a second substrate disposed on the first substrate and having a cavity exposing the bonding pad to an outside, and a dam disposed between the bonding pad and an inner wall of the cavity.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10306778B2
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title Printed circuit board with dam around cavity and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T22%3A00%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jung,%20Soon-Oh&rft.date=2019-05-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10306778B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true