Semiconductor structure having etch stop layer and method of forming the same
A semiconductor structure includes a first dielectric layer, a first conductive via, a second conductive via and an etch stop layer. The first conductive via and the second conductive via are respectively disposed in the first dielectric layer. The etch stop layer is disposed on the first dielectric...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Lin, Cheng-Han Weng, Han-Sheng Chang, Chao-Ching Lin, Min-Hui Tsai, Jian-Shin Lin, Yi-Ming |
| description | A semiconductor structure includes a first dielectric layer, a first conductive via, a second conductive via and an etch stop layer. The first conductive via and the second conductive via are respectively disposed in the first dielectric layer. The etch stop layer is disposed on the first dielectric layer and contacts the first and second conductive vias. The etch stop layer includes nitrogen-and-oxygen-doped silicon carbide (NODC). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10186454B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10186454B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10186454B23</originalsourceid><addsrcrecordid>eNqNikEKwjAUBbNxIeodvgcQrFZxrShuXFXX5ZO8mEKTH5JU8PZW8ACuZhhmqm4NfKclmEEXSZRLGmVIIMevLjwJRbuxSqSe30jEwZBHcWJILFlJ_nsVB8rsMVcTy33G4seZWl7O99N1hSgtcmSNgNI-mmpdHfb1rj5utv88HwevNng</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor structure having etch stop layer and method of forming the same</title><source>esp@cenet</source><creator>Lin, Cheng-Han ; Weng, Han-Sheng ; Chang, Chao-Ching ; Lin, Min-Hui ; Tsai, Jian-Shin ; Lin, Yi-Ming</creator><creatorcontrib>Lin, Cheng-Han ; Weng, Han-Sheng ; Chang, Chao-Ching ; Lin, Min-Hui ; Tsai, Jian-Shin ; Lin, Yi-Ming</creatorcontrib><description>A semiconductor structure includes a first dielectric layer, a first conductive via, a second conductive via and an etch stop layer. The first conductive via and the second conductive via are respectively disposed in the first dielectric layer. The etch stop layer is disposed on the first dielectric layer and contacts the first and second conductive vias. The etch stop layer includes nitrogen-and-oxygen-doped silicon carbide (NODC).</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190122&DB=EPODOC&CC=US&NR=10186454B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190122&DB=EPODOC&CC=US&NR=10186454B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lin, Cheng-Han</creatorcontrib><creatorcontrib>Weng, Han-Sheng</creatorcontrib><creatorcontrib>Chang, Chao-Ching</creatorcontrib><creatorcontrib>Lin, Min-Hui</creatorcontrib><creatorcontrib>Tsai, Jian-Shin</creatorcontrib><creatorcontrib>Lin, Yi-Ming</creatorcontrib><title>Semiconductor structure having etch stop layer and method of forming the same</title><description>A semiconductor structure includes a first dielectric layer, a first conductive via, a second conductive via and an etch stop layer. The first conductive via and the second conductive via are respectively disposed in the first dielectric layer. The etch stop layer is disposed on the first dielectric layer and contacts the first and second conductive vias. The etch stop layer includes nitrogen-and-oxygen-doped silicon carbide (NODC).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNikEKwjAUBbNxIeodvgcQrFZxrShuXFXX5ZO8mEKTH5JU8PZW8ACuZhhmqm4NfKclmEEXSZRLGmVIIMevLjwJRbuxSqSe30jEwZBHcWJILFlJ_nsVB8rsMVcTy33G4seZWl7O99N1hSgtcmSNgNI-mmpdHfb1rj5utv88HwevNng</recordid><startdate>20190122</startdate><enddate>20190122</enddate><creator>Lin, Cheng-Han</creator><creator>Weng, Han-Sheng</creator><creator>Chang, Chao-Ching</creator><creator>Lin, Min-Hui</creator><creator>Tsai, Jian-Shin</creator><creator>Lin, Yi-Ming</creator><scope>EVB</scope></search><sort><creationdate>20190122</creationdate><title>Semiconductor structure having etch stop layer and method of forming the same</title><author>Lin, Cheng-Han ; Weng, Han-Sheng ; Chang, Chao-Ching ; Lin, Min-Hui ; Tsai, Jian-Shin ; Lin, Yi-Ming</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10186454B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lin, Cheng-Han</creatorcontrib><creatorcontrib>Weng, Han-Sheng</creatorcontrib><creatorcontrib>Chang, Chao-Ching</creatorcontrib><creatorcontrib>Lin, Min-Hui</creatorcontrib><creatorcontrib>Tsai, Jian-Shin</creatorcontrib><creatorcontrib>Lin, Yi-Ming</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lin, Cheng-Han</au><au>Weng, Han-Sheng</au><au>Chang, Chao-Ching</au><au>Lin, Min-Hui</au><au>Tsai, Jian-Shin</au><au>Lin, Yi-Ming</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor structure having etch stop layer and method of forming the same</title><date>2019-01-22</date><risdate>2019</risdate><abstract>A semiconductor structure includes a first dielectric layer, a first conductive via, a second conductive via and an etch stop layer. The first conductive via and the second conductive via are respectively disposed in the first dielectric layer. The etch stop layer is disposed on the first dielectric layer and contacts the first and second conductive vias. The etch stop layer includes nitrogen-and-oxygen-doped silicon carbide (NODC).</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10186454B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Semiconductor structure having etch stop layer and method of forming the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T07%3A12%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lin,%20Cheng-Han&rft.date=2019-01-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10186454B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |