Delay-locked loop device

A delay-locked loop (DLL) device is provided. The DLL device includes a delay line, a replica circuit, an internal clock generator, a phase detector and a delay controller. The delay line delays the input clock to generate a delay clock in response to the delay signal. The replica circuit generates...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	YONEYAMA, MITSURU
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	A delay-locked loop (DLL) device is provided. The DLL device includes a delay line, a replica circuit, an internal clock generator, a phase detector and a delay controller. The delay line delays the input clock to generate a delay clock in response to the delay signal. The replica circuit generates a replica clock according to the delay clock. The internal clock generator generates a leading clock and a lagging clock according to the replica clock. The phase detector provides an update trigger signal based on a shift phase difference between the replica clock and the input clock, a leading phase difference between the leading clock and the input clock, and a lagging phase difference between the lagging clock and the input clock. The delay controller provides a delay controlling signal, and updates the delay controlling signal in response to the update trigger signal.