Component dynamic addressing system on a bus
Present invention is related to a component dynamic addressing system on a bus comprising multiple components parallel connected thereon. A random number within each component begins to countdown when resetting or energizing. When counting to zero, a cease signal will be generated. One of these comp...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | Present invention is related to a component dynamic addressing system on a bus comprising multiple components parallel connected thereon. A random number within each component begins to countdown when resetting or energizing. When counting to zero, a cease signal will be generated. One of these components records a unique address. The present invention provides a method for rapidly defining the address of the component which could quickly response for replacing a component or adding a new component. |
|---|