Metallizationlayer of an interconnct structure for a semiconductor die,method of fabricating the metallization layer,integrated circuit structure comprising the metallization layer and computing device comprising the intergrated circuit structure
Approaches for patterning metal line ends for back end of line (BEOL) interconnects, and the resulting structures, are described. In an example, a metallization layer of an interconnect structure for a semiconductor die includes a metal line disposed in a trench of an interlayer dielectric (ILD) mat...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KANDAS, ANGELO W HARAN, MOHIT K DAS, RITESH K SRIDHAR, DEEPAK LIM, CHUL-HYUN KIRBY, STEVEN D TAN, ELLIOT N BHIMARASETTI, GOPINATH GULER, LEONARD P TRIBATHI, ABHINAV PARKER, JASON M BELL, MARIE JUSTINE PRINCE, MATTHEW J GRANADOS ALPIZAR, BERNAL ASORO, MICHAEL A BUEHLER, MARK F YEOH, ANDREW W HARPER, MICHAEL K |
| description | Approaches for patterning metal line ends for back end of line (BEOL) interconnects, and the resulting structures, are described. In an example, a metallization layer of an interconnect structure for a semiconductor die includes a metal line disposed in a trench of an interlayer dielectric (ILD) material layer. The ILD material layer is composed of a first dielectric material. A conductive via is disposed in the ILD material layer, below and electrically connected to the metal line. A dielectric plug is directly adjacent to the metal line and the conductive via. The dielectric plug is composed of a second dielectric material different from the first dielectric material. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI742018BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI742018BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI742018BB3</originalsourceid><addsrcrecordid>eNqNjr2qAkEMhbexkKvvkAfwgn-gtZcrWtgJlhIz2TWwO7NksoI-uLXjYiGIYhWSnHO-082uGzYsS7mgSfAlnlkh5IAexBsrBe_JIJo2ZI0y5EEBIXIl6eXSMe1OeFCxHYO7W3M8qFCK8wXYkaF6BkBLGNyzC0VjByRKjTwjKFS1SvzgT_VcK2taiuOT0Iuv7f8O0ss6OZaR-4_5k8Hyf_u3-uU67DnWSOzZ9tvdejYdD0fzxWLyheQGDoh4-A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Metallizationlayer of an interconnct structure for a semiconductor die,method of fabricating the metallization layer,integrated circuit structure comprising the metallization layer and computing device comprising the intergrated circuit structure</title><source>esp@cenet</source><creator>KANDAS, ANGELO W ; HARAN, MOHIT K ; DAS, RITESH K ; SRIDHAR, DEEPAK ; LIM, CHUL-HYUN ; KIRBY, STEVEN D ; TAN, ELLIOT N ; BHIMARASETTI, GOPINATH ; GULER, LEONARD P ; TRIBATHI, ABHINAV ; PARKER, JASON M ; BELL, MARIE JUSTINE ; PRINCE, MATTHEW J ; GRANADOS ALPIZAR, BERNAL ; ASORO, MICHAEL A ; BUEHLER, MARK F ; YEOH, ANDREW W ; HARPER, MICHAEL K</creator><creatorcontrib>KANDAS, ANGELO W ; HARAN, MOHIT K ; DAS, RITESH K ; SRIDHAR, DEEPAK ; LIM, CHUL-HYUN ; KIRBY, STEVEN D ; TAN, ELLIOT N ; BHIMARASETTI, GOPINATH ; GULER, LEONARD P ; TRIBATHI, ABHINAV ; PARKER, JASON M ; BELL, MARIE JUSTINE ; PRINCE, MATTHEW J ; GRANADOS ALPIZAR, BERNAL ; ASORO, MICHAEL A ; BUEHLER, MARK F ; YEOH, ANDREW W ; HARPER, MICHAEL K</creatorcontrib><description>Approaches for patterning metal line ends for back end of line (BEOL) interconnects, and the resulting structures, are described. In an example, a metallization layer of an interconnect structure for a semiconductor die includes a metal line disposed in a trench of an interlayer dielectric (ILD) material layer. The ILD material layer is composed of a first dielectric material. A conductive via is disposed in the ILD material layer, below and electrically connected to the metal line. A dielectric plug is directly adjacent to the metal line and the conductive via. The dielectric plug is composed of a second dielectric material different from the first dielectric material.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211011&DB=EPODOC&CC=TW&NR=I742018B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211011&DB=EPODOC&CC=TW&NR=I742018B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KANDAS, ANGELO W</creatorcontrib><creatorcontrib>HARAN, MOHIT K</creatorcontrib><creatorcontrib>DAS, RITESH K</creatorcontrib><creatorcontrib>SRIDHAR, DEEPAK</creatorcontrib><creatorcontrib>LIM, CHUL-HYUN</creatorcontrib><creatorcontrib>KIRBY, STEVEN D</creatorcontrib><creatorcontrib>TAN, ELLIOT N</creatorcontrib><creatorcontrib>BHIMARASETTI, GOPINATH</creatorcontrib><creatorcontrib>GULER, LEONARD P</creatorcontrib><creatorcontrib>TRIBATHI, ABHINAV</creatorcontrib><creatorcontrib>PARKER, JASON M</creatorcontrib><creatorcontrib>BELL, MARIE JUSTINE</creatorcontrib><creatorcontrib>PRINCE, MATTHEW J</creatorcontrib><creatorcontrib>GRANADOS ALPIZAR, BERNAL</creatorcontrib><creatorcontrib>ASORO, MICHAEL A</creatorcontrib><creatorcontrib>BUEHLER, MARK F</creatorcontrib><creatorcontrib>YEOH, ANDREW W</creatorcontrib><creatorcontrib>HARPER, MICHAEL K</creatorcontrib><title>Metallizationlayer of an interconnct structure for a semiconductor die,method of fabricating the metallization layer,integrated circuit structure comprising the metallization layer and computing device comprising the intergrated circuit structure</title><description>Approaches for patterning metal line ends for back end of line (BEOL) interconnects, and the resulting structures, are described. In an example, a metallization layer of an interconnect structure for a semiconductor die includes a metal line disposed in a trench of an interlayer dielectric (ILD) material layer. The ILD material layer is composed of a first dielectric material. A conductive via is disposed in the ILD material layer, below and electrically connected to the metal line. A dielectric plug is directly adjacent to the metal line and the conductive via. The dielectric plug is composed of a second dielectric material different from the first dielectric material.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjr2qAkEMhbexkKvvkAfwgn-gtZcrWtgJlhIz2TWwO7NksoI-uLXjYiGIYhWSnHO-082uGzYsS7mgSfAlnlkh5IAexBsrBe_JIJo2ZI0y5EEBIXIl6eXSMe1OeFCxHYO7W3M8qFCK8wXYkaF6BkBLGNyzC0VjByRKjTwjKFS1SvzgT_VcK2taiuOT0Iuv7f8O0ss6OZaR-4_5k8Hyf_u3-uU67DnWSOzZ9tvdejYdD0fzxWLyheQGDoh4-A</recordid><startdate>20211011</startdate><enddate>20211011</enddate><creator>KANDAS, ANGELO W</creator><creator>HARAN, MOHIT K</creator><creator>DAS, RITESH K</creator><creator>SRIDHAR, DEEPAK</creator><creator>LIM, CHUL-HYUN</creator><creator>KIRBY, STEVEN D</creator><creator>TAN, ELLIOT N</creator><creator>BHIMARASETTI, GOPINATH</creator><creator>GULER, LEONARD P</creator><creator>TRIBATHI, ABHINAV</creator><creator>PARKER, JASON M</creator><creator>BELL, MARIE JUSTINE</creator><creator>PRINCE, MATTHEW J</creator><creator>GRANADOS ALPIZAR, BERNAL</creator><creator>ASORO, MICHAEL A</creator><creator>BUEHLER, MARK F</creator><creator>YEOH, ANDREW W</creator><creator>HARPER, MICHAEL K</creator><scope>EVB</scope></search><sort><creationdate>20211011</creationdate><title>Metallizationlayer of an interconnct structure for a semiconductor die,method of fabricating the metallization layer,integrated circuit structure comprising the metallization layer and computing device comprising the intergrated circuit structure</title><author>KANDAS, ANGELO W ; HARAN, MOHIT K ; DAS, RITESH K ; SRIDHAR, DEEPAK ; LIM, CHUL-HYUN ; KIRBY, STEVEN D ; TAN, ELLIOT N ; BHIMARASETTI, GOPINATH ; GULER, LEONARD P ; TRIBATHI, ABHINAV ; PARKER, JASON M ; BELL, MARIE JUSTINE ; PRINCE, MATTHEW J ; GRANADOS ALPIZAR, BERNAL ; ASORO, MICHAEL A ; BUEHLER, MARK F ; YEOH, ANDREW W ; HARPER, MICHAEL K</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI742018BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KANDAS, ANGELO W</creatorcontrib><creatorcontrib>HARAN, MOHIT K</creatorcontrib><creatorcontrib>DAS, RITESH K</creatorcontrib><creatorcontrib>SRIDHAR, DEEPAK</creatorcontrib><creatorcontrib>LIM, CHUL-HYUN</creatorcontrib><creatorcontrib>KIRBY, STEVEN D</creatorcontrib><creatorcontrib>TAN, ELLIOT N</creatorcontrib><creatorcontrib>BHIMARASETTI, GOPINATH</creatorcontrib><creatorcontrib>GULER, LEONARD P</creatorcontrib><creatorcontrib>TRIBATHI, ABHINAV</creatorcontrib><creatorcontrib>PARKER, JASON M</creatorcontrib><creatorcontrib>BELL, MARIE JUSTINE</creatorcontrib><creatorcontrib>PRINCE, MATTHEW J</creatorcontrib><creatorcontrib>GRANADOS ALPIZAR, BERNAL</creatorcontrib><creatorcontrib>ASORO, MICHAEL A</creatorcontrib><creatorcontrib>BUEHLER, MARK F</creatorcontrib><creatorcontrib>YEOH, ANDREW W</creatorcontrib><creatorcontrib>HARPER, MICHAEL K</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KANDAS, ANGELO W</au><au>HARAN, MOHIT K</au><au>DAS, RITESH K</au><au>SRIDHAR, DEEPAK</au><au>LIM, CHUL-HYUN</au><au>KIRBY, STEVEN D</au><au>TAN, ELLIOT N</au><au>BHIMARASETTI, GOPINATH</au><au>GULER, LEONARD P</au><au>TRIBATHI, ABHINAV</au><au>PARKER, JASON M</au><au>BELL, MARIE JUSTINE</au><au>PRINCE, MATTHEW J</au><au>GRANADOS ALPIZAR, BERNAL</au><au>ASORO, MICHAEL A</au><au>BUEHLER, MARK F</au><au>YEOH, ANDREW W</au><au>HARPER, MICHAEL K</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Metallizationlayer of an interconnct structure for a semiconductor die,method of fabricating the metallization layer,integrated circuit structure comprising the metallization layer and computing device comprising the intergrated circuit structure</title><date>2021-10-11</date><risdate>2021</risdate><abstract>Approaches for patterning metal line ends for back end of line (BEOL) interconnects, and the resulting structures, are described. In an example, a metallization layer of an interconnect structure for a semiconductor die includes a metal line disposed in a trench of an interlayer dielectric (ILD) material layer. The ILD material layer is composed of a first dielectric material. A conductive via is disposed in the ILD material layer, below and electrically connected to the metal line. A dielectric plug is directly adjacent to the metal line and the conductive via. The dielectric plug is composed of a second dielectric material different from the first dielectric material.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TWI742018BB |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Metallizationlayer of an interconnct structure for a semiconductor die,method of fabricating the metallization layer,integrated circuit structure comprising the metallization layer and computing device comprising the intergrated circuit structure |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T09%3A51%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KANDAS,%20ANGELO%20W&rft.date=2021-10-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI742018BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |