System and method for evaluating the critical dimension of semiconductor element
Systems and methods for evaluating critical dimensions of a semiconductor device are provided. The semiconductor device includes a first layer comprising a first set of overlay markings and a second layer comprising a second set of overlay markings. The second layer is higher than the first layer. T...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | FENG, YAOBIN |
| description | Systems and methods for evaluating critical dimensions of a semiconductor device are provided. The semiconductor device includes a first layer comprising a first set of overlay markings and a second layer comprising a second set of overlay markings. The second layer is higher than the first layer. The first set of overlay markings includes a plurality of diffraction gratings. Each of the plurality of diffraction gratings has a first period. The second set of overlay markings includes a plurality diffraction grating clusters. Each of the plurality of diffraction grating clusters has a plurality of diffraction grating units. The plurality of diffraction grating units in at least one of the plurality of diffraction grating clusters have the first period. At least one of the plurality of diffraction grating units includes a diffraction grating having a second period that is smaller than the first period. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI730538BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI730538BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI730538BB3</originalsourceid><addsrcrecordid>eNqNi0EKwjAQAHPxIOof9gOCEETPFUVvggWPZUk2diHZLc1W8Pcq-ABPc5iZubveXtWoAEqEQtZrhKQj0BPzhMbyAOsJwsjGATNELiSVVUATVCocVOIU7Ltk-jhbulnCXGn148LB6dgezmsatKM6YCAh69r7Zec3W79vGv9H8gZg4zfV</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for evaluating the critical dimension of semiconductor element</title><source>esp@cenet</source><creator>FENG, YAOBIN</creator><creatorcontrib>FENG, YAOBIN</creatorcontrib><description>Systems and methods for evaluating critical dimensions of a semiconductor device are provided. The semiconductor device includes a first layer comprising a first set of overlay markings and a second layer comprising a second set of overlay markings. The second layer is higher than the first layer. The first set of overlay markings includes a plurality of diffraction gratings. Each of the plurality of diffraction gratings has a first period. The second set of overlay markings includes a plurality diffraction grating clusters. Each of the plurality of diffraction grating clusters has a plurality of diffraction grating units. The plurality of diffraction grating units in at least one of the plurality of diffraction grating clusters have the first period. At least one of the plurality of diffraction grating units includes a diffraction grating having a second period that is smaller than the first period.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; HANDLING RECORD CARRIERS ; MEASURING ; MEASURING ANGLES ; MEASURING AREAS ; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS ; MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS ; PHYSICS ; PRESENTATION OF DATA ; RECOGNITION OF DATA ; RECORD CARRIERS ; SEMICONDUCTOR DEVICES ; TESTING</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210611&DB=EPODOC&CC=TW&NR=I730538B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210611&DB=EPODOC&CC=TW&NR=I730538B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FENG, YAOBIN</creatorcontrib><title>System and method for evaluating the critical dimension of semiconductor element</title><description>Systems and methods for evaluating critical dimensions of a semiconductor device are provided. The semiconductor device includes a first layer comprising a first set of overlay markings and a second layer comprising a second set of overlay markings. The second layer is higher than the first layer. The first set of overlay markings includes a plurality of diffraction gratings. Each of the plurality of diffraction gratings has a first period. The second set of overlay markings includes a plurality diffraction grating clusters. Each of the plurality of diffraction grating clusters has a plurality of diffraction grating units. The plurality of diffraction grating units in at least one of the plurality of diffraction grating clusters have the first period. At least one of the plurality of diffraction grating units includes a diffraction grating having a second period that is smaller than the first period.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>HANDLING RECORD CARRIERS</subject><subject>MEASURING</subject><subject>MEASURING ANGLES</subject><subject>MEASURING AREAS</subject><subject>MEASURING IRREGULARITIES OF SURFACES OR CONTOURS</subject><subject>MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS</subject><subject>PHYSICS</subject><subject>PRESENTATION OF DATA</subject><subject>RECOGNITION OF DATA</subject><subject>RECORD CARRIERS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi0EKwjAQAHPxIOof9gOCEETPFUVvggWPZUk2diHZLc1W8Pcq-ABPc5iZubveXtWoAEqEQtZrhKQj0BPzhMbyAOsJwsjGATNELiSVVUATVCocVOIU7Ltk-jhbulnCXGn148LB6dgezmsatKM6YCAh69r7Zec3W79vGv9H8gZg4zfV</recordid><startdate>20210611</startdate><enddate>20210611</enddate><creator>FENG, YAOBIN</creator><scope>EVB</scope></search><sort><creationdate>20210611</creationdate><title>System and method for evaluating the critical dimension of semiconductor element</title><author>FENG, YAOBIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI730538BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>HANDLING RECORD CARRIERS</topic><topic>MEASURING</topic><topic>MEASURING ANGLES</topic><topic>MEASURING AREAS</topic><topic>MEASURING IRREGULARITIES OF SURFACES OR CONTOURS</topic><topic>MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS</topic><topic>PHYSICS</topic><topic>PRESENTATION OF DATA</topic><topic>RECOGNITION OF DATA</topic><topic>RECORD CARRIERS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>FENG, YAOBIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FENG, YAOBIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for evaluating the critical dimension of semiconductor element</title><date>2021-06-11</date><risdate>2021</risdate><abstract>Systems and methods for evaluating critical dimensions of a semiconductor device are provided. The semiconductor device includes a first layer comprising a first set of overlay markings and a second layer comprising a second set of overlay markings. The second layer is higher than the first layer. The first set of overlay markings includes a plurality of diffraction gratings. Each of the plurality of diffraction gratings has a first period. The second set of overlay markings includes a plurality diffraction grating clusters. Each of the plurality of diffraction grating clusters has a plurality of diffraction grating units. The plurality of diffraction grating units in at least one of the plurality of diffraction grating clusters have the first period. At least one of the plurality of diffraction grating units includes a diffraction grating having a second period that is smaller than the first period.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TWI730538BB |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY HANDLING RECORD CARRIERS MEASURING MEASURING ANGLES MEASURING AREAS MEASURING IRREGULARITIES OF SURFACES OR CONTOURS MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS PHYSICS PRESENTATION OF DATA RECOGNITION OF DATA RECORD CARRIERS SEMICONDUCTOR DEVICES TESTING |
| title | System and method for evaluating the critical dimension of semiconductor element |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T06%3A59%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FENG,%20YAOBIN&rft.date=2021-06-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI730538BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |