Electronic packages with pre-defined via patterns and methods of making and using the same
An electronic package is provided. The electronic package includes a substrate (102) and a plurality of vias defined by a corresponding plurality of pre-defined via patterns. The electronic package further a metal built-up layer (120) disposed on portions of the substrate (102) to provide a pluralit...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MCCONNELEE, PAUL ALAN GOWDA, ARUN VIRUPAKSHA TUOMINEN, RISTO ILKKA |
| description | An electronic package is provided. The electronic package includes a substrate (102) and a plurality of vias defined by a corresponding plurality of pre-defined via patterns. The electronic package further a metal built-up layer (120) disposed on portions of the substrate (102) to provide a plurality of pre-defined via locations and the plurality of pre-defined via patterns of the plurality of vias. Also, the electronic package includes a first conductive layer (152) disposed on at least a portion of the metal built-up layer (120). Moreover, the electronic package includes a second conductive layer (160) disposed on the first conductive layer (152), where the plurality of vias is disposed at least in part in the metal built-up layer (120), the first conductive layer (152), and the second conductive layer (160). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI700970BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI700970BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI700970BB3</originalsourceid><addsrcrecordid>eNqNjTEKwkAURNNYiHqHf4HAgkWwjSRoHxBswmd3kixJdpf8r17fKB7AaoY3D2ab3asJVpcYvKXEduQeQi-vA6UFuUPnAxw9Pa-rKpYgxMHRDB2iE4odzTz60H_pQz5NB5DwjH226XgSHH65y6iumvMlR4otZH1DgLbN7VoYcypMWR7_UN6QaDqj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electronic packages with pre-defined via patterns and methods of making and using the same</title><source>esp@cenet</source><creator>MCCONNELEE, PAUL ALAN ; GOWDA, ARUN VIRUPAKSHA ; TUOMINEN, RISTO ILKKA</creator><creatorcontrib>MCCONNELEE, PAUL ALAN ; GOWDA, ARUN VIRUPAKSHA ; TUOMINEN, RISTO ILKKA</creatorcontrib><description>An electronic package is provided. The electronic package includes a substrate (102) and a plurality of vias defined by a corresponding plurality of pre-defined via patterns. The electronic package further a metal built-up layer (120) disposed on portions of the substrate (102) to provide a plurality of pre-defined via locations and the plurality of pre-defined via patterns of the plurality of vias. Also, the electronic package includes a first conductive layer (152) disposed on at least a portion of the metal built-up layer (120). Moreover, the electronic package includes a second conductive layer (160) disposed on the first conductive layer (152), where the plurality of vias is disposed at least in part in the metal built-up layer (120), the first conductive layer (152), and the second conductive layer (160).</description><language>chi ; eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200801&DB=EPODOC&CC=TW&NR=I700970B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200801&DB=EPODOC&CC=TW&NR=I700970B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MCCONNELEE, PAUL ALAN</creatorcontrib><creatorcontrib>GOWDA, ARUN VIRUPAKSHA</creatorcontrib><creatorcontrib>TUOMINEN, RISTO ILKKA</creatorcontrib><title>Electronic packages with pre-defined via patterns and methods of making and using the same</title><description>An electronic package is provided. The electronic package includes a substrate (102) and a plurality of vias defined by a corresponding plurality of pre-defined via patterns. The electronic package further a metal built-up layer (120) disposed on portions of the substrate (102) to provide a plurality of pre-defined via locations and the plurality of pre-defined via patterns of the plurality of vias. Also, the electronic package includes a first conductive layer (152) disposed on at least a portion of the metal built-up layer (120). Moreover, the electronic package includes a second conductive layer (160) disposed on the first conductive layer (152), where the plurality of vias is disposed at least in part in the metal built-up layer (120), the first conductive layer (152), and the second conductive layer (160).</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjTEKwkAURNNYiHqHf4HAgkWwjSRoHxBswmd3kixJdpf8r17fKB7AaoY3D2ab3asJVpcYvKXEduQeQi-vA6UFuUPnAxw9Pa-rKpYgxMHRDB2iE4odzTz60H_pQz5NB5DwjH226XgSHH65y6iumvMlR4otZH1DgLbN7VoYcypMWR7_UN6QaDqj</recordid><startdate>20200801</startdate><enddate>20200801</enddate><creator>MCCONNELEE, PAUL ALAN</creator><creator>GOWDA, ARUN VIRUPAKSHA</creator><creator>TUOMINEN, RISTO ILKKA</creator><scope>EVB</scope></search><sort><creationdate>20200801</creationdate><title>Electronic packages with pre-defined via patterns and methods of making and using the same</title><author>MCCONNELEE, PAUL ALAN ; GOWDA, ARUN VIRUPAKSHA ; TUOMINEN, RISTO ILKKA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI700970BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>MCCONNELEE, PAUL ALAN</creatorcontrib><creatorcontrib>GOWDA, ARUN VIRUPAKSHA</creatorcontrib><creatorcontrib>TUOMINEN, RISTO ILKKA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MCCONNELEE, PAUL ALAN</au><au>GOWDA, ARUN VIRUPAKSHA</au><au>TUOMINEN, RISTO ILKKA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electronic packages with pre-defined via patterns and methods of making and using the same</title><date>2020-08-01</date><risdate>2020</risdate><abstract>An electronic package is provided. The electronic package includes a substrate (102) and a plurality of vias defined by a corresponding plurality of pre-defined via patterns. The electronic package further a metal built-up layer (120) disposed on portions of the substrate (102) to provide a plurality of pre-defined via locations and the plurality of pre-defined via patterns of the plurality of vias. Also, the electronic package includes a first conductive layer (152) disposed on at least a portion of the metal built-up layer (120). Moreover, the electronic package includes a second conductive layer (160) disposed on the first conductive layer (152), where the plurality of vias is disposed at least in part in the metal built-up layer (120), the first conductive layer (152), and the second conductive layer (160).</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TWI700970BB |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | Electronic packages with pre-defined via patterns and methods of making and using the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T13%3A24%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MCCONNELEE,%20PAUL%20ALAN&rft.date=2020-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI700970BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |