Gate-all-around vertical gate memory structures and semiconductor devices, and methods for fabricating the same

Present example embodiments relate generally to methods of fabricating a three-dimensional gate-all-around vertical gate semiconductor structure comprising forming a plurality of layers over a substrate, the plurality of layers having alternating first insulative material layers and conductive mater...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YANG, TA-HONE
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Present example embodiments relate generally to methods of fabricating a three-dimensional gate-all-around vertical gate semiconductor structure comprising forming a plurality of layers over a substrate, the plurality of layers having alternating first insulative material layers and conductive material layers; identifying bit line and word line locations for the formation of bit lines and word lines; removing portions of the plurality of layers outside of the identified bit line and word line locations; forming vertical second insulative material structures in areas outside of the identified bit line and word line locations; removing portions of the plurality of layers in areas along the identified word line locations outside of the identified bit line locations; removing the first insulative material from the first insulative material layers in areas along the identified word line locations; forming bit lines in the identified bit line locations; and forming word lines in the identified word line locations.