Method for manufacturing multi-gate transistor device
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HSIEH, YUNG LUN CHEN, CHIEN HAO HSU, CHIA LIN WU, HSIN HUEI LIAO, CHIN I HSU, MIN YING LI, MING YEN LEE, BO SYUAN |
| description | |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI521610BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI521610BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI521610BB3</originalsourceid><addsrcrecordid>eNrjZDD1TS3JyE9RSMsvUshNzCtNS0wuKS3KzEtXyC3NKcnUTU8sSVUoKUrMK84sLgGqSUkty0xO5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8SHhnqZGhmaGBk5OxkQoAQBJwi2i</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for manufacturing multi-gate transistor device</title><source>esp@cenet</source><creator>HSIEH, YUNG LUN ; CHEN, CHIEN HAO ; HSU, CHIA LIN ; WU, HSIN HUEI ; LIAO, CHIN I ; HSU, MIN YING ; LI, MING YEN ; LEE, BO SYUAN</creator><creatorcontrib>HSIEH, YUNG LUN ; CHEN, CHIEN HAO ; HSU, CHIA LIN ; WU, HSIN HUEI ; LIAO, CHIN I ; HSU, MIN YING ; LI, MING YEN ; LEE, BO SYUAN</creatorcontrib><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160211&DB=EPODOC&CC=TW&NR=I521610B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160211&DB=EPODOC&CC=TW&NR=I521610B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HSIEH, YUNG LUN</creatorcontrib><creatorcontrib>CHEN, CHIEN HAO</creatorcontrib><creatorcontrib>HSU, CHIA LIN</creatorcontrib><creatorcontrib>WU, HSIN HUEI</creatorcontrib><creatorcontrib>LIAO, CHIN I</creatorcontrib><creatorcontrib>HSU, MIN YING</creatorcontrib><creatorcontrib>LI, MING YEN</creatorcontrib><creatorcontrib>LEE, BO SYUAN</creatorcontrib><title>Method for manufacturing multi-gate transistor device</title><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD1TS3JyE9RSMsvUshNzCtNS0wuKS3KzEtXyC3NKcnUTU8sSVUoKUrMK84sLgGqSUkty0xO5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8SHhnqZGhmaGBk5OxkQoAQBJwi2i</recordid><startdate>20160211</startdate><enddate>20160211</enddate><creator>HSIEH, YUNG LUN</creator><creator>CHEN, CHIEN HAO</creator><creator>HSU, CHIA LIN</creator><creator>WU, HSIN HUEI</creator><creator>LIAO, CHIN I</creator><creator>HSU, MIN YING</creator><creator>LI, MING YEN</creator><creator>LEE, BO SYUAN</creator><scope>EVB</scope></search><sort><creationdate>20160211</creationdate><title>Method for manufacturing multi-gate transistor device</title><author>HSIEH, YUNG LUN ; CHEN, CHIEN HAO ; HSU, CHIA LIN ; WU, HSIN HUEI ; LIAO, CHIN I ; HSU, MIN YING ; LI, MING YEN ; LEE, BO SYUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI521610BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HSIEH, YUNG LUN</creatorcontrib><creatorcontrib>CHEN, CHIEN HAO</creatorcontrib><creatorcontrib>HSU, CHIA LIN</creatorcontrib><creatorcontrib>WU, HSIN HUEI</creatorcontrib><creatorcontrib>LIAO, CHIN I</creatorcontrib><creatorcontrib>HSU, MIN YING</creatorcontrib><creatorcontrib>LI, MING YEN</creatorcontrib><creatorcontrib>LEE, BO SYUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HSIEH, YUNG LUN</au><au>CHEN, CHIEN HAO</au><au>HSU, CHIA LIN</au><au>WU, HSIN HUEI</au><au>LIAO, CHIN I</au><au>HSU, MIN YING</au><au>LI, MING YEN</au><au>LEE, BO SYUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for manufacturing multi-gate transistor device</title><date>2016-02-11</date><risdate>2016</risdate><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TWI521610BB |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Method for manufacturing multi-gate transistor device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T07%3A06%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HSIEH,%20YUNG%20LUN&rft.date=2016-02-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI521610BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |