Method for fabricating substrate

Method for fabricating substrate

The present invention provides a method for fabricating a substrate. The method includes providing a mold that having a plurality of pin structures within, a molding process is performed to fill the mold material in the mold, and a mold releasing process is performed to obtain a substrate that havin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN, HUI-PIN, HU, CHIAIEH
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN, HUI-PIN
HU, CHIAIEH
description The present invention provides a method for fabricating a substrate. The method includes providing a mold that having a plurality of pin structures within, a molding process is performed to fill the mold material in the mold, and a mold releasing process is performed to obtain a substrate that having a plurality of through holes and a plurality of hemisphere protruding structures. A conductive material used to conduct the electric circuit through the front side and the back side of the substrate, and the conductive metal layer is composed of a copper layer, a nickel layer, and a gold layer that is formed on the plurality of hemisphere protruding structures sequentially. A plurality of contact pads is formed on the top of the conductor with the through hole on the front side of the substrate. Thus, the contact pad is electrically coupled with the chip that is positioned on the substrate through the conductive wire for the low pin count packaging process.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI269458BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI269458BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI269458BB3</originalsourceid><addsrcrecordid>eNrjZFDwTS3JyE9RSMsvUkhLTCrKTE4sycxLVyguTSouKUosSeVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfEh4Z5GZpYmphZOTsZEKAEAJjYllA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for fabricating substrate</title><source>esp@cenet</source><creator>CHEN, HUI-PIN ; HU, CHIAIEH</creator><creatorcontrib>CHEN, HUI-PIN ; HU, CHIAIEH</creatorcontrib><description>The present invention provides a method for fabricating a substrate. The method includes providing a mold that having a plurality of pin structures within, a molding process is performed to fill the mold material in the mold, and a mold releasing process is performed to obtain a substrate that having a plurality of through holes and a plurality of hemisphere protruding structures. A conductive material used to conduct the electric circuit through the front side and the back side of the substrate, and the conductive metal layer is composed of a copper layer, a nickel layer, and a gold layer that is formed on the plurality of hemisphere protruding structures sequentially. A plurality of contact pads is formed on the top of the conductor with the through hole on the front side of the substrate. Thus, the contact pad is electrically coupled with the chip that is positioned on the substrate through the conductive wire for the low pin count packaging process.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061221&amp;DB=EPODOC&amp;CC=TW&amp;NR=I269458B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061221&amp;DB=EPODOC&amp;CC=TW&amp;NR=I269458B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN, HUI-PIN</creatorcontrib><creatorcontrib>HU, CHIAIEH</creatorcontrib><title>Method for fabricating substrate</title><description>The present invention provides a method for fabricating a substrate. The method includes providing a mold that having a plurality of pin structures within, a molding process is performed to fill the mold material in the mold, and a mold releasing process is performed to obtain a substrate that having a plurality of through holes and a plurality of hemisphere protruding structures. A conductive material used to conduct the electric circuit through the front side and the back side of the substrate, and the conductive metal layer is composed of a copper layer, a nickel layer, and a gold layer that is formed on the plurality of hemisphere protruding structures sequentially. A plurality of contact pads is formed on the top of the conductor with the through hole on the front side of the substrate. Thus, the contact pad is electrically coupled with the chip that is positioned on the substrate through the conductive wire for the low pin count packaging process.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDwTS3JyE9RSMsvUkhLTCrKTE4sycxLVyguTSouKUosSeVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfEh4Z5GZpYmphZOTsZEKAEAJjYllA</recordid><startdate>20061221</startdate><enddate>20061221</enddate><creator>CHEN, HUI-PIN</creator><creator>HU, CHIAIEH</creator><scope>EVB</scope></search><sort><creationdate>20061221</creationdate><title>Method for fabricating substrate</title><author>CHEN, HUI-PIN ; HU, CHIAIEH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI269458BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN, HUI-PIN</creatorcontrib><creatorcontrib>HU, CHIAIEH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN, HUI-PIN</au><au>HU, CHIAIEH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for fabricating substrate</title><date>2006-12-21</date><risdate>2006</risdate><abstract>The present invention provides a method for fabricating a substrate. The method includes providing a mold that having a plurality of pin structures within, a molding process is performed to fill the mold material in the mold, and a mold releasing process is performed to obtain a substrate that having a plurality of through holes and a plurality of hemisphere protruding structures. A conductive material used to conduct the electric circuit through the front side and the back side of the substrate, and the conductive metal layer is composed of a copper layer, a nickel layer, and a gold layer that is formed on the plurality of hemisphere protruding structures sequentially. A plurality of contact pads is formed on the top of the conductor with the through hole on the front side of the substrate. Thus, the contact pad is electrically coupled with the chip that is positioned on the substrate through the conductive wire for the low pin count packaging process.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_TWI269458BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for fabricating substrate
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T17%3A40%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN,%20HUI-PIN&rft.date=2006-12-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI269458BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true