CMOS structure with non-epitaxial raised source/drain and self-aligned gate and method of manufacture
A CMOS structure and method of achieving self-aligned raised source/drain for CMOS structures on SOI without relying on selective epitaxial growth of silicon. In the method, CMOS structures are provided by performing sacraficial oxidation so that oxidation occurs on the surface of both the SOI and B...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SHAHIDI, GHAVAM G ASSADERAGHI, FARIBORZ AJMERA, ATUL C PARK, HEEMYONG |
| description | A CMOS structure and method of achieving self-aligned raised source/drain for CMOS structures on SOI without relying on selective epitaxial growth of silicon. In the method, CMOS structures are provided by performing sacraficial oxidation so that oxidation occurs on the surface of both the SOI and BOX interface. This allows for oxide spacer formation for gate-to-source/drain isolation which makes raised source/drain fabrication without increasing contact resistance possible. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW561589BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW561589BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW561589BB3</originalsourceid><addsrcrecordid>eNqFjcEKwjAQRHvxIOo3uD9QRKSi1xbFi3iw4LEsyaYNpJuSbNDPNxTvnoZ5M8wsC2rujydECUlJCgRvKwOw55ImK_ix6CCgjaQh-hQU7XS2DMgZkDMlOttzTnsUmulIMngN3sCInAzOs-tiYdBF2vx0VWyvl7a55RffUZxQEZN07as67qvTua4P_xtfAsU-Zw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CMOS structure with non-epitaxial raised source/drain and self-aligned gate and method of manufacture</title><source>esp@cenet</source><creator>SHAHIDI, GHAVAM G ; ASSADERAGHI, FARIBORZ ; AJMERA, ATUL C ; PARK, HEEMYONG</creator><creatorcontrib>SHAHIDI, GHAVAM G ; ASSADERAGHI, FARIBORZ ; AJMERA, ATUL C ; PARK, HEEMYONG</creatorcontrib><description>A CMOS structure and method of achieving self-aligned raised source/drain for CMOS structures on SOI without relying on selective epitaxial growth of silicon. In the method, CMOS structures are provided by performing sacraficial oxidation so that oxidation occurs on the surface of both the SOI and BOX interface. This allows for oxide spacer formation for gate-to-source/drain isolation which makes raised source/drain fabrication without increasing contact resistance possible.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20031111&DB=EPODOC&CC=TW&NR=561589B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20031111&DB=EPODOC&CC=TW&NR=561589B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHAHIDI, GHAVAM G</creatorcontrib><creatorcontrib>ASSADERAGHI, FARIBORZ</creatorcontrib><creatorcontrib>AJMERA, ATUL C</creatorcontrib><creatorcontrib>PARK, HEEMYONG</creatorcontrib><title>CMOS structure with non-epitaxial raised source/drain and self-aligned gate and method of manufacture</title><description>A CMOS structure and method of achieving self-aligned raised source/drain for CMOS structures on SOI without relying on selective epitaxial growth of silicon. In the method, CMOS structures are provided by performing sacraficial oxidation so that oxidation occurs on the surface of both the SOI and BOX interface. This allows for oxide spacer formation for gate-to-source/drain isolation which makes raised source/drain fabrication without increasing contact resistance possible.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjcEKwjAQRHvxIOo3uD9QRKSi1xbFi3iw4LEsyaYNpJuSbNDPNxTvnoZ5M8wsC2rujydECUlJCgRvKwOw55ImK_ix6CCgjaQh-hQU7XS2DMgZkDMlOttzTnsUmulIMngN3sCInAzOs-tiYdBF2vx0VWyvl7a55RffUZxQEZN07as67qvTua4P_xtfAsU-Zw</recordid><startdate>20031111</startdate><enddate>20031111</enddate><creator>SHAHIDI, GHAVAM G</creator><creator>ASSADERAGHI, FARIBORZ</creator><creator>AJMERA, ATUL C</creator><creator>PARK, HEEMYONG</creator><scope>EVB</scope></search><sort><creationdate>20031111</creationdate><title>CMOS structure with non-epitaxial raised source/drain and self-aligned gate and method of manufacture</title><author>SHAHIDI, GHAVAM G ; ASSADERAGHI, FARIBORZ ; AJMERA, ATUL C ; PARK, HEEMYONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW561589BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SHAHIDI, GHAVAM G</creatorcontrib><creatorcontrib>ASSADERAGHI, FARIBORZ</creatorcontrib><creatorcontrib>AJMERA, ATUL C</creatorcontrib><creatorcontrib>PARK, HEEMYONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHAHIDI, GHAVAM G</au><au>ASSADERAGHI, FARIBORZ</au><au>AJMERA, ATUL C</au><au>PARK, HEEMYONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CMOS structure with non-epitaxial raised source/drain and self-aligned gate and method of manufacture</title><date>2003-11-11</date><risdate>2003</risdate><abstract>A CMOS structure and method of achieving self-aligned raised source/drain for CMOS structures on SOI without relying on selective epitaxial growth of silicon. In the method, CMOS structures are provided by performing sacraficial oxidation so that oxidation occurs on the surface of both the SOI and BOX interface. This allows for oxide spacer formation for gate-to-source/drain isolation which makes raised source/drain fabrication without increasing contact resistance possible.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_TW561589BB |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | CMOS structure with non-epitaxial raised source/drain and self-aligned gate and method of manufacture |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T01%3A21%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHAHIDI,%20GHAVAM%20G&rft.date=2003-11-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW561589BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |