Damascene-gate process for the fabrication of MOSFET devices

Damascene-gate process for the fabrication of MOSFET devices

A sub-0.1 m MOSFET device having minimum poly depletion, salicided source and drain junctions and very low sheet resistance poly-gates is provided utilizing a damascene-gate process wherein the source and drain implantation activation annealing and silicidation occurs in the presence of a dummy gate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRODSKY, STEPHEN BRUCE, HANAFI, HUSSEIN IBRAHIM, ROY, RONNEN ANDREW, BOYD, DIANE CATHERINE
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRODSKY, STEPHEN BRUCE
HANAFI, HUSSEIN IBRAHIM
ROY, RONNEN ANDREW
BOYD, DIANE CATHERINE
description A sub-0.1 m MOSFET device having minimum poly depletion, salicided source and drain junctions and very low sheet resistance poly-gates is provided utilizing a damascene-gate process wherein the source and drain implantation activation annealing and silicidation occurs in the presence of a dummy gate region which is thereafter removed and replaced with a polysilicon gate region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW517288BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW517288BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW517288BB3</originalsourceid><addsrcrecordid>eNrjZLBxScxNLE5OzUvVTU8sSVUoKMpPTi0uVkjLL1IoyUhVSEtMKspMTizJzM9TyE9T8PUPdnMNUUhJLcsEKuNhYE1LzClO5YXS3AzyQFlnD93Ugvz41OKCRJC5JfEh4aaG5kYWFk5OxoRVAADboi51</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Damascene-gate process for the fabrication of MOSFET devices</title><source>esp@cenet</source><creator>BRODSKY, STEPHEN BRUCE ; HANAFI, HUSSEIN IBRAHIM ; ROY, RONNEN ANDREW ; BOYD, DIANE CATHERINE</creator><creatorcontrib>BRODSKY, STEPHEN BRUCE ; HANAFI, HUSSEIN IBRAHIM ; ROY, RONNEN ANDREW ; BOYD, DIANE CATHERINE</creatorcontrib><description>A sub-0.1 m MOSFET device having minimum poly depletion, salicided source and drain junctions and very low sheet resistance poly-gates is provided utilizing a damascene-gate process wherein the source and drain implantation activation annealing and silicidation occurs in the presence of a dummy gate region which is thereafter removed and replaced with a polysilicon gate region.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20030111&amp;DB=EPODOC&amp;CC=TW&amp;NR=517288B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20030111&amp;DB=EPODOC&amp;CC=TW&amp;NR=517288B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRODSKY, STEPHEN BRUCE</creatorcontrib><creatorcontrib>HANAFI, HUSSEIN IBRAHIM</creatorcontrib><creatorcontrib>ROY, RONNEN ANDREW</creatorcontrib><creatorcontrib>BOYD, DIANE CATHERINE</creatorcontrib><title>Damascene-gate process for the fabrication of MOSFET devices</title><description>A sub-0.1 m MOSFET device having minimum poly depletion, salicided source and drain junctions and very low sheet resistance poly-gates is provided utilizing a damascene-gate process wherein the source and drain implantation activation annealing and silicidation occurs in the presence of a dummy gate region which is thereafter removed and replaced with a polysilicon gate region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBxScxNLE5OzUvVTU8sSVUoKMpPTi0uVkjLL1IoyUhVSEtMKspMTizJzM9TyE9T8PUPdnMNUUhJLcsEKuNhYE1LzClO5YXS3AzyQFlnD93Ugvz41OKCRJC5JfEh4aaG5kYWFk5OxoRVAADboi51</recordid><startdate>20030111</startdate><enddate>20030111</enddate><creator>BRODSKY, STEPHEN BRUCE</creator><creator>HANAFI, HUSSEIN IBRAHIM</creator><creator>ROY, RONNEN ANDREW</creator><creator>BOYD, DIANE CATHERINE</creator><scope>EVB</scope></search><sort><creationdate>20030111</creationdate><title>Damascene-gate process for the fabrication of MOSFET devices</title><author>BRODSKY, STEPHEN BRUCE ; HANAFI, HUSSEIN IBRAHIM ; ROY, RONNEN ANDREW ; BOYD, DIANE CATHERINE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW517288BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BRODSKY, STEPHEN BRUCE</creatorcontrib><creatorcontrib>HANAFI, HUSSEIN IBRAHIM</creatorcontrib><creatorcontrib>ROY, RONNEN ANDREW</creatorcontrib><creatorcontrib>BOYD, DIANE CATHERINE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRODSKY, STEPHEN BRUCE</au><au>HANAFI, HUSSEIN IBRAHIM</au><au>ROY, RONNEN ANDREW</au><au>BOYD, DIANE CATHERINE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Damascene-gate process for the fabrication of MOSFET devices</title><date>2003-01-11</date><risdate>2003</risdate><abstract>A sub-0.1 m MOSFET device having minimum poly depletion, salicided source and drain junctions and very low sheet resistance poly-gates is provided utilizing a damascene-gate process wherein the source and drain implantation activation annealing and silicidation occurs in the presence of a dummy gate region which is thereafter removed and replaced with a polysilicon gate region.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_TW517288BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Damascene-gate process for the fabrication of MOSFET devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T23%3A38%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRODSKY,%20STEPHEN%20BRUCE&rft.date=2003-01-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW517288BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true