Apparatus and method for performing conditional calculations

Apparatus and method for performing conditional calculations

A tester is able to perform complex conditional calculations within a single vector cycle. The tester has arithmetic elements 24 to perform calculations, each arithmetic element including, among other things, an arithmetic logic unit of conventional design. Status flags 306 within the tester reflect...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KRECH, ALAN S JR, DE LA PUENTE, EDMUNDO, JORDAN, STEPHEN D, WONG, SAMUEL U, FREESEMAN, JOHN M
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
STATIC STORES
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KRECH, ALAN S JR
DE LA PUENTE, EDMUNDO
JORDAN, STEPHEN D
WONG, SAMUEL U
FREESEMAN, JOHN M
description A tester is able to perform complex conditional calculations within a single vector cycle. The tester has arithmetic elements 24 to perform calculations, each arithmetic element including, among other things, an arithmetic logic unit of conventional design. Status flags 306 within the tester reflect a current state of the tester. Execution of an instruction 370, 372 to one or more of the arithmetic elements 302 may be conditioned upon one of the status flags 306. One of the status flags 306 is chosen by a status flag selector 360 based upon a programmed condition 364. The chosen status flag 306 is used to determine which one of first and second alternative instructions 370, 372 is chosen for presentation as an output of an instruction selector 368 to the arithmetic element 302. A tester includes a method for performing conditional calculations within a single test vector cycle that first generates status flags 306 reflecting a current status of the tester. One of said status flags 306 is selected as an instruction select 366. First and second alternative instructions are presented to an instructions selector 368 and the instruction select 366 determines which one of the first and second instructions is selected for execution by an arithmetic unit 302.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW514931BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW514931BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW514931BB3</originalsourceid><addsrcrecordid>eNrjZLBxLChILEosKS1WSMxLUchNLcnIT1FIyy9SKEgtAlK5mXnpCsn5eSmZJZn5eYk5CsmJOcmlOYkgXjEPA2taYk5xKi-U5maQd3MNcfbQTS3Ij08tLkhMTs1LLYkPCTc1NLE0NnRyMiasAgBu1y_i</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus and method for performing conditional calculations</title><source>esp@cenet</source><creator>KRECH, ALAN S JR ; DE LA PUENTE, EDMUNDO ; JORDAN, STEPHEN D ; WONG, SAMUEL U ; FREESEMAN, JOHN M</creator><creatorcontrib>KRECH, ALAN S JR ; DE LA PUENTE, EDMUNDO ; JORDAN, STEPHEN D ; WONG, SAMUEL U ; FREESEMAN, JOHN M</creatorcontrib><description>A tester is able to perform complex conditional calculations within a single vector cycle. The tester has arithmetic elements 24 to perform calculations, each arithmetic element including, among other things, an arithmetic logic unit of conventional design. Status flags 306 within the tester reflect a current state of the tester. Execution of an instruction 370, 372 to one or more of the arithmetic elements 302 may be conditioned upon one of the status flags 306. One of the status flags 306 is chosen by a status flag selector 360 based upon a programmed condition 364. The chosen status flag 306 is used to determine which one of first and second alternative instructions 370, 372 is chosen for presentation as an output of an instruction selector 368 to the arithmetic element 302. A tester includes a method for performing conditional calculations within a single test vector cycle that first generates status flags 306 reflecting a current status of the tester. One of said status flags 306 is selected as an instruction select 366. First and second alternative instructions are presented to an instructions selector 368 and the instruction select 366 determines which one of the first and second instructions is selected for execution by an arithmetic unit 302.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; STATIC STORES ; TESTING</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021221&amp;DB=EPODOC&amp;CC=TW&amp;NR=514931B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021221&amp;DB=EPODOC&amp;CC=TW&amp;NR=514931B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KRECH, ALAN S JR</creatorcontrib><creatorcontrib>DE LA PUENTE, EDMUNDO</creatorcontrib><creatorcontrib>JORDAN, STEPHEN D</creatorcontrib><creatorcontrib>WONG, SAMUEL U</creatorcontrib><creatorcontrib>FREESEMAN, JOHN M</creatorcontrib><title>Apparatus and method for performing conditional calculations</title><description>A tester is able to perform complex conditional calculations within a single vector cycle. The tester has arithmetic elements 24 to perform calculations, each arithmetic element including, among other things, an arithmetic logic unit of conventional design. Status flags 306 within the tester reflect a current state of the tester. Execution of an instruction 370, 372 to one or more of the arithmetic elements 302 may be conditioned upon one of the status flags 306. One of the status flags 306 is chosen by a status flag selector 360 based upon a programmed condition 364. The chosen status flag 306 is used to determine which one of first and second alternative instructions 370, 372 is chosen for presentation as an output of an instruction selector 368 to the arithmetic element 302. A tester includes a method for performing conditional calculations within a single test vector cycle that first generates status flags 306 reflecting a current status of the tester. One of said status flags 306 is selected as an instruction select 366. First and second alternative instructions are presented to an instructions selector 368 and the instruction select 366 determines which one of the first and second instructions is selected for execution by an arithmetic unit 302.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBxLChILEosKS1WSMxLUchNLcnIT1FIyy9SKEgtAlK5mXnpCsn5eSmZJZn5eYk5CsmJOcmlOYkgXjEPA2taYk5xKi-U5maQd3MNcfbQTS3Ij08tLkhMTs1LLYkPCTc1NLE0NnRyMiasAgBu1y_i</recordid><startdate>20021221</startdate><enddate>20021221</enddate><creator>KRECH, ALAN S JR</creator><creator>DE LA PUENTE, EDMUNDO</creator><creator>JORDAN, STEPHEN D</creator><creator>WONG, SAMUEL U</creator><creator>FREESEMAN, JOHN M</creator><scope>EVB</scope></search><sort><creationdate>20021221</creationdate><title>Apparatus and method for performing conditional calculations</title><author>KRECH, ALAN S JR ; DE LA PUENTE, EDMUNDO ; JORDAN, STEPHEN D ; WONG, SAMUEL U ; FREESEMAN, JOHN M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW514931BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KRECH, ALAN S JR</creatorcontrib><creatorcontrib>DE LA PUENTE, EDMUNDO</creatorcontrib><creatorcontrib>JORDAN, STEPHEN D</creatorcontrib><creatorcontrib>WONG, SAMUEL U</creatorcontrib><creatorcontrib>FREESEMAN, JOHN M</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KRECH, ALAN S JR</au><au>DE LA PUENTE, EDMUNDO</au><au>JORDAN, STEPHEN D</au><au>WONG, SAMUEL U</au><au>FREESEMAN, JOHN M</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus and method for performing conditional calculations</title><date>2002-12-21</date><risdate>2002</risdate><abstract>A tester is able to perform complex conditional calculations within a single vector cycle. The tester has arithmetic elements 24 to perform calculations, each arithmetic element including, among other things, an arithmetic logic unit of conventional design. Status flags 306 within the tester reflect a current state of the tester. Execution of an instruction 370, 372 to one or more of the arithmetic elements 302 may be conditioned upon one of the status flags 306. One of the status flags 306 is chosen by a status flag selector 360 based upon a programmed condition 364. The chosen status flag 306 is used to determine which one of first and second alternative instructions 370, 372 is chosen for presentation as an output of an instruction selector 368 to the arithmetic element 302. A tester includes a method for performing conditional calculations within a single test vector cycle that first generates status flags 306 reflecting a current status of the tester. One of said status flags 306 is selected as an instruction select 366. First and second alternative instructions are presented to an instructions selector 368 and the instruction select 366 determines which one of the first and second instructions is selected for execution by an arithmetic unit 302.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_TW514931BB
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
STATIC STORES
TESTING
title Apparatus and method for performing conditional calculations
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T03%3A39%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KRECH,%20ALAN%20S%20JR&rft.date=2002-12-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW514931BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true