A secure asynchronous clock multiplexer
A system and method for clock multiplexing. According to one implementation, a pair of two stage cross-coupled clock gating elements (302a, 302b) are controlled by a single asynchronous enable signal. On change of the enable signal, the previously selected clock gets disabled before the newly select...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A system and method for clock multiplexing. According to one implementation, a pair of two stage cross-coupled clock gating elements (302a, 302b) are controlled by a single asynchronous enable signal. On change of the enable signal, the previously selected clock gets disabled before the newly selected clock is enabled. |
|---|