Defect verification method, detection method for semiconductor chip carrier and AOI equipment
The present disclosure provides a defect verification method, a detection method for a semiconductor chip carrier and an AOI device, wherein the verification method comprises: scanning the carrier in defect detection to obtain a scanned image of the carrier, and identifying a defect in the scanned i...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HU, BING-FENG KAPLAN, VAL TZHORI, AMIR FLIESWASSER, RONI |
| description | The present disclosure provides a defect verification method, a detection method for a semiconductor chip carrier and an AOI device, wherein the verification method comprises: scanning the carrier in defect detection to obtain a scanned image of the carrier, and identifying a defect in the scanned image to obtain a defect identification result; segmenting the scanned image to obtain sub-images corresponding to each IC unit to form a sub-image set; traversing each sub-image in the sub-image set, and inputting a sub-image into a pre-trained AI model, wherein the AI model is configured to identify defects with a predefined defect type; if the AI model recognizes that the sub-image is defective, the IC unit corresponding to the sub-image is marked as an abandoned unit, and the next sub-image is traversed. The verification method, detection method and AOI equipment provided by the present disclosure identify and mark key defects in advance through AI algorithm to avoid manual verification of other defects on the s |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202407641A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202407641A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202407641A3</originalsourceid><addsrcrecordid>eNqNirsKwkAQRdNYiPoPY68QY9A6-EArm4CVhGX2Lhkwu-tm4vebQrC1upxz7jR7HOHASm8kccJGJXjqoG2wK7LQsf0MuZCoRyccvB1YR-JWIrFJSZDIeEvV7Up4DRI7eJ1nE2eePRbfnWXL86k-XNaIoUEfDcNDm_pe5EWZ73flptr-8_kA96Y8PQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Defect verification method, detection method for semiconductor chip carrier and AOI equipment</title><source>esp@cenet</source><creator>HU, BING-FENG ; KAPLAN, VAL ; TZHORI, AMIR ; FLIESWASSER, RONI</creator><creatorcontrib>HU, BING-FENG ; KAPLAN, VAL ; TZHORI, AMIR ; FLIESWASSER, RONI</creatorcontrib><description>The present disclosure provides a defect verification method, a detection method for a semiconductor chip carrier and an AOI device, wherein the verification method comprises: scanning the carrier in defect detection to obtain a scanned image of the carrier, and identifying a defect in the scanned image to obtain a defect identification result; segmenting the scanned image to obtain sub-images corresponding to each IC unit to form a sub-image set; traversing each sub-image in the sub-image set, and inputting a sub-image into a pre-trained AI model, wherein the AI model is configured to identify defects with a predefined defect type; if the AI model recognizes that the sub-image is defective, the IC unit corresponding to the sub-image is marked as an abandoned unit, and the next sub-image is traversed. The verification method, detection method and AOI equipment provided by the present disclosure identify and mark key defects in advance through AI algorithm to avoid manual verification of other defects on the s</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240216&DB=EPODOC&CC=TW&NR=202407641A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240216&DB=EPODOC&CC=TW&NR=202407641A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HU, BING-FENG</creatorcontrib><creatorcontrib>KAPLAN, VAL</creatorcontrib><creatorcontrib>TZHORI, AMIR</creatorcontrib><creatorcontrib>FLIESWASSER, RONI</creatorcontrib><title>Defect verification method, detection method for semiconductor chip carrier and AOI equipment</title><description>The present disclosure provides a defect verification method, a detection method for a semiconductor chip carrier and an AOI device, wherein the verification method comprises: scanning the carrier in defect detection to obtain a scanned image of the carrier, and identifying a defect in the scanned image to obtain a defect identification result; segmenting the scanned image to obtain sub-images corresponding to each IC unit to form a sub-image set; traversing each sub-image in the sub-image set, and inputting a sub-image into a pre-trained AI model, wherein the AI model is configured to identify defects with a predefined defect type; if the AI model recognizes that the sub-image is defective, the IC unit corresponding to the sub-image is marked as an abandoned unit, and the next sub-image is traversed. The verification method, detection method and AOI equipment provided by the present disclosure identify and mark key defects in advance through AI algorithm to avoid manual verification of other defects on the s</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirsKwkAQRdNYiPoPY68QY9A6-EArm4CVhGX2Lhkwu-tm4vebQrC1upxz7jR7HOHASm8kccJGJXjqoG2wK7LQsf0MuZCoRyccvB1YR-JWIrFJSZDIeEvV7Up4DRI7eJ1nE2eePRbfnWXL86k-XNaIoUEfDcNDm_pe5EWZ73flptr-8_kA96Y8PQ</recordid><startdate>20240216</startdate><enddate>20240216</enddate><creator>HU, BING-FENG</creator><creator>KAPLAN, VAL</creator><creator>TZHORI, AMIR</creator><creator>FLIESWASSER, RONI</creator><scope>EVB</scope></search><sort><creationdate>20240216</creationdate><title>Defect verification method, detection method for semiconductor chip carrier and AOI equipment</title><author>HU, BING-FENG ; KAPLAN, VAL ; TZHORI, AMIR ; FLIESWASSER, RONI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202407641A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HU, BING-FENG</creatorcontrib><creatorcontrib>KAPLAN, VAL</creatorcontrib><creatorcontrib>TZHORI, AMIR</creatorcontrib><creatorcontrib>FLIESWASSER, RONI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HU, BING-FENG</au><au>KAPLAN, VAL</au><au>TZHORI, AMIR</au><au>FLIESWASSER, RONI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Defect verification method, detection method for semiconductor chip carrier and AOI equipment</title><date>2024-02-16</date><risdate>2024</risdate><abstract>The present disclosure provides a defect verification method, a detection method for a semiconductor chip carrier and an AOI device, wherein the verification method comprises: scanning the carrier in defect detection to obtain a scanned image of the carrier, and identifying a defect in the scanned image to obtain a defect identification result; segmenting the scanned image to obtain sub-images corresponding to each IC unit to form a sub-image set; traversing each sub-image in the sub-image set, and inputting a sub-image into a pre-trained AI model, wherein the AI model is configured to identify defects with a predefined defect type; if the AI model recognizes that the sub-image is defective, the IC unit corresponding to the sub-image is marked as an abandoned unit, and the next sub-image is traversed. The verification method, detection method and AOI equipment provided by the present disclosure identify and mark key defects in advance through AI algorithm to avoid manual verification of other defects on the s</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TW202407641A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS |
| title | Defect verification method, detection method for semiconductor chip carrier and AOI equipment |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T17%3A47%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HU,%20BING-FENG&rft.date=2024-02-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202407641A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |