Signal conversion circuit
The present disclosure provides a signal conversion circuit including a phase interpolator and a bias voltage generating circuit. The phase interpolator is configured to convert input clock signals into an output clock signal according to a digital signal. The bias voltage generating circuit is elec...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The present disclosure provides a signal conversion circuit including a phase interpolator and a bias voltage generating circuit. The phase interpolator is configured to convert input clock signals into an output clock signal according to a digital signal. The bias voltage generating circuit is electrically coupled to the phase interpolator, is configured to generate a bias voltage according to reference information, and is configured to output the bias voltage to the phase interpolator, so that the output clock signal has a predetermined phase corresponding to one of multiple bit configurations of the digital signal, in which the reference information is related to a change of the phase interpolator due to the temperature variation. |
---|