Semiconductor device and method forming the same

A semiconductor device includes: a first metal layer; a second metal layer; and an inter-metal dielectric (IMD) layer, disposed between the first metal layer and the second metal layer. The inter-metal dielectric layer includes: a first dielectric layer disposed on the first metal layer, and in dire...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YANG, HSIAO-YING, TSENG, SHIH-MING, CHEN, KAIUN, LIU, HSINGAO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YANG, HSIAO-YING
TSENG, SHIH-MING
CHEN, KAIUN
LIU, HSINGAO
description A semiconductor device includes: a first metal layer; a second metal layer; and an inter-metal dielectric (IMD) layer, disposed between the first metal layer and the second metal layer. The inter-metal dielectric layer includes: a first dielectric layer disposed on the first metal layer, and in direct contact with the first metal layer, wherein the first dielectric layer has a stress value less than 0; a second dielectric layer disposed on the first dielectric layer, wherein the second dielectric layer has a stress value greater than 0; and a third dielectric layer disposed on the second dielectric layer, wherein the third dielectric layer has a stress value less than 0, wherein a thickness of the third dielectric layer is greater than a thickness of the second dielectric layer, and the thickness of the second dielectric layer is greater than a thickness of the first dielectric layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202238684A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202238684A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202238684A3</originalsourceid><addsrcrecordid>eNrjZDAITs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE0tychPUUjLL8rNzEtXKMlIVShOzE3lYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxIeFGBkZGxhZmFiaOxsSoAQBk1Stt</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and method forming the same</title><source>esp@cenet</source><creator>YANG, HSIAO-YING ; TSENG, SHIH-MING ; CHEN, KAIUN ; LIU, HSINGAO</creator><creatorcontrib>YANG, HSIAO-YING ; TSENG, SHIH-MING ; CHEN, KAIUN ; LIU, HSINGAO</creatorcontrib><description>A semiconductor device includes: a first metal layer; a second metal layer; and an inter-metal dielectric (IMD) layer, disposed between the first metal layer and the second metal layer. The inter-metal dielectric layer includes: a first dielectric layer disposed on the first metal layer, and in direct contact with the first metal layer, wherein the first dielectric layer has a stress value less than 0; a second dielectric layer disposed on the first dielectric layer, wherein the second dielectric layer has a stress value greater than 0; and a third dielectric layer disposed on the second dielectric layer, wherein the third dielectric layer has a stress value less than 0, wherein a thickness of the third dielectric layer is greater than a thickness of the second dielectric layer, and the thickness of the second dielectric layer is greater than a thickness of the first dielectric layer.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221001&amp;DB=EPODOC&amp;CC=TW&amp;NR=202238684A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221001&amp;DB=EPODOC&amp;CC=TW&amp;NR=202238684A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YANG, HSIAO-YING</creatorcontrib><creatorcontrib>TSENG, SHIH-MING</creatorcontrib><creatorcontrib>CHEN, KAIUN</creatorcontrib><creatorcontrib>LIU, HSINGAO</creatorcontrib><title>Semiconductor device and method forming the same</title><description>A semiconductor device includes: a first metal layer; a second metal layer; and an inter-metal dielectric (IMD) layer, disposed between the first metal layer and the second metal layer. The inter-metal dielectric layer includes: a first dielectric layer disposed on the first metal layer, and in direct contact with the first metal layer, wherein the first dielectric layer has a stress value less than 0; a second dielectric layer disposed on the first dielectric layer, wherein the second dielectric layer has a stress value greater than 0; and a third dielectric layer disposed on the second dielectric layer, wherein the third dielectric layer has a stress value less than 0, wherein a thickness of the third dielectric layer is greater than a thickness of the second dielectric layer, and the thickness of the second dielectric layer is greater than a thickness of the first dielectric layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAITs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE0tychPUUjLL8rNzEtXKMlIVShOzE3lYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxIeFGBkZGxhZmFiaOxsSoAQBk1Stt</recordid><startdate>20221001</startdate><enddate>20221001</enddate><creator>YANG, HSIAO-YING</creator><creator>TSENG, SHIH-MING</creator><creator>CHEN, KAIUN</creator><creator>LIU, HSINGAO</creator><scope>EVB</scope></search><sort><creationdate>20221001</creationdate><title>Semiconductor device and method forming the same</title><author>YANG, HSIAO-YING ; TSENG, SHIH-MING ; CHEN, KAIUN ; LIU, HSINGAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202238684A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YANG, HSIAO-YING</creatorcontrib><creatorcontrib>TSENG, SHIH-MING</creatorcontrib><creatorcontrib>CHEN, KAIUN</creatorcontrib><creatorcontrib>LIU, HSINGAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YANG, HSIAO-YING</au><au>TSENG, SHIH-MING</au><au>CHEN, KAIUN</au><au>LIU, HSINGAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and method forming the same</title><date>2022-10-01</date><risdate>2022</risdate><abstract>A semiconductor device includes: a first metal layer; a second metal layer; and an inter-metal dielectric (IMD) layer, disposed between the first metal layer and the second metal layer. The inter-metal dielectric layer includes: a first dielectric layer disposed on the first metal layer, and in direct contact with the first metal layer, wherein the first dielectric layer has a stress value less than 0; a second dielectric layer disposed on the first dielectric layer, wherein the second dielectric layer has a stress value greater than 0; and a third dielectric layer disposed on the second dielectric layer, wherein the third dielectric layer has a stress value less than 0, wherein a thickness of the third dielectric layer is greater than a thickness of the second dielectric layer, and the thickness of the second dielectric layer is greater than a thickness of the first dielectric layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202238684A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device and method forming the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T08%3A39%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YANG,%20HSIAO-YING&rft.date=2022-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202238684A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true