Gate on array circuit and display device
A gate on array circuit for a display device using dual-gate architecture is disclosed. The GOA circuit comprises circuitry configured to, for a first display line of the display device, generate a first gate driving signal and a second gate driving signal for driving a first gate line and a second...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A gate on array circuit for a display device using dual-gate architecture is disclosed. The GOA circuit comprises circuitry configured to, for a first display line of the display device, generate a first gate driving signal and a second gate driving signal for driving a first gate line and a second gate line of the first display line respectively. A first time period when the first gate driving signal is in an activation state for activating the first gate line of the first display line does not overlap with a first time period when the second gate driving signal is in the activation state for activating the second gate line of the first display line. |
---|