Test system, test interface board, semiconductor device and manufacturing method thereof

Test system, test interface board, semiconductor device and manufacturing method thereof

A test system includes automatic test equipment configured to test a device under test, and a test interface board configured to measure a second voltage applied to the device under test based on a first voltage supplied from the automatic test equipment. The test interface board includes a sensing...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MIN, YOUNG-GI, YOO, JONG-WOON, HWANG, DAE-HA, KIM, JONG-KOOK, PARK, SOO-YONG
Format: Patent
Sprache:chi ; eng
Schlagworte:
INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIRCHEMICAL OR PHYSICAL PROPERTIES
MEASURING
PHYSICS
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MIN, YOUNG-GI
YOO, JONG-WOON
HWANG, DAE-HA
KIM, JONG-KOOK
PARK, SOO-YONG
description A test system includes automatic test equipment configured to test a device under test, and a test interface board configured to measure a second voltage applied to the device under test based on a first voltage supplied from the automatic test equipment. The test interface board includes a sensing wiring configured to transmit the measured second voltage to the automatic test equipment. The second voltage is measured at an interior location of the device under test.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW201925771A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW201925771A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW201925771A3</originalsourceid><addsrcrecordid>eNqNjEEKwjAUBbNxIeodvvsKtiLFpYjiAQq6KzF5aQMmKcmP4O2N4AFcPYYZ3lzcOySm9E4MVxF_wXpGNFKBHkFGXVGCsyp4nRWHSBovW5z0mpz0uYSco_UDOfAYNPGIiGCWYmbkM2H124VYX87d6brBFHqkqfx7cN_dmm19aPZtWx93_zQfw1A60Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Test system, test interface board, semiconductor device and manufacturing method thereof</title><source>esp@cenet</source><creator>MIN, YOUNG-GI ; YOO, JONG-WOON ; HWANG, DAE-HA ; KIM, JONG-KOOK ; PARK, SOO-YONG</creator><creatorcontrib>MIN, YOUNG-GI ; YOO, JONG-WOON ; HWANG, DAE-HA ; KIM, JONG-KOOK ; PARK, SOO-YONG</creatorcontrib><description>A test system includes automatic test equipment configured to test a device under test, and a test interface board configured to measure a second voltage applied to the device under test based on a first voltage supplied from the automatic test equipment. The test interface board includes a sensing wiring configured to transmit the measured second voltage to the automatic test equipment. The second voltage is measured at an interior location of the device under test.</description><language>chi ; eng</language><subject>INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIRCHEMICAL OR PHYSICAL PROPERTIES ; MEASURING ; PHYSICS ; TESTING</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190701&amp;DB=EPODOC&amp;CC=TW&amp;NR=201925771A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190701&amp;DB=EPODOC&amp;CC=TW&amp;NR=201925771A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MIN, YOUNG-GI</creatorcontrib><creatorcontrib>YOO, JONG-WOON</creatorcontrib><creatorcontrib>HWANG, DAE-HA</creatorcontrib><creatorcontrib>KIM, JONG-KOOK</creatorcontrib><creatorcontrib>PARK, SOO-YONG</creatorcontrib><title>Test system, test interface board, semiconductor device and manufacturing method thereof</title><description>A test system includes automatic test equipment configured to test a device under test, and a test interface board configured to measure a second voltage applied to the device under test based on a first voltage supplied from the automatic test equipment. The test interface board includes a sensing wiring configured to transmit the measured second voltage to the automatic test equipment. The second voltage is measured at an interior location of the device under test.</description><subject>INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIRCHEMICAL OR PHYSICAL PROPERTIES</subject><subject>MEASURING</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKwjAUBbNxIeodvvsKtiLFpYjiAQq6KzF5aQMmKcmP4O2N4AFcPYYZ3lzcOySm9E4MVxF_wXpGNFKBHkFGXVGCsyp4nRWHSBovW5z0mpz0uYSco_UDOfAYNPGIiGCWYmbkM2H124VYX87d6brBFHqkqfx7cN_dmm19aPZtWx93_zQfw1A60Q</recordid><startdate>20190701</startdate><enddate>20190701</enddate><creator>MIN, YOUNG-GI</creator><creator>YOO, JONG-WOON</creator><creator>HWANG, DAE-HA</creator><creator>KIM, JONG-KOOK</creator><creator>PARK, SOO-YONG</creator><scope>EVB</scope></search><sort><creationdate>20190701</creationdate><title>Test system, test interface board, semiconductor device and manufacturing method thereof</title><author>MIN, YOUNG-GI ; YOO, JONG-WOON ; HWANG, DAE-HA ; KIM, JONG-KOOK ; PARK, SOO-YONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW201925771A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2019</creationdate><topic>INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIRCHEMICAL OR PHYSICAL PROPERTIES</topic><topic>MEASURING</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>MIN, YOUNG-GI</creatorcontrib><creatorcontrib>YOO, JONG-WOON</creatorcontrib><creatorcontrib>HWANG, DAE-HA</creatorcontrib><creatorcontrib>KIM, JONG-KOOK</creatorcontrib><creatorcontrib>PARK, SOO-YONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MIN, YOUNG-GI</au><au>YOO, JONG-WOON</au><au>HWANG, DAE-HA</au><au>KIM, JONG-KOOK</au><au>PARK, SOO-YONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Test system, test interface board, semiconductor device and manufacturing method thereof</title><date>2019-07-01</date><risdate>2019</risdate><abstract>A test system includes automatic test equipment configured to test a device under test, and a test interface board configured to measure a second voltage applied to the device under test based on a first voltage supplied from the automatic test equipment. The test interface board includes a sensing wiring configured to transmit the measured second voltage to the automatic test equipment. The second voltage is measured at an interior location of the device under test.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW201925771A
source esp@cenet
subjects INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIRCHEMICAL OR PHYSICAL PROPERTIES
MEASURING
PHYSICS
TESTING
title Test system, test interface board, semiconductor device and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T07%3A56%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MIN,%20YOUNG-GI&rft.date=2019-07-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW201925771A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true