Package substrate and package member

This invention provides a package substrate and a package member, the package substrate comprises: a lamellar body; a first electrical connection pad, a second electrical connection pad and a third electrical connection pad that are formed on one surface of the lamellar body, each separately sets a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHANG, SHIH-YU, TSAI, KUOING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHANG, SHIH-YU
TSAI, KUOING
description This invention provides a package substrate and a package member, the package substrate comprises: a lamellar body; a first electrical connection pad, a second electrical connection pad and a third electrical connection pad that are formed on one surface of the lamellar body, each separately sets a conductive bump, the third electrical connection pad is located outside an area between the conductive bumps set by the first electrical connection pad and the second electrical connection pad; and a first conductive blind hole, a second conductive blind hole, a third conductive blind hole, a first internal conductive trace, a second internal conductive trace and a third internal conductive trace formed within the lamellar body, the conductive blind holes enable the electrical connection pads separately connect the internal conductive traces. This invention can avoid conductive bump and conductive trace bridging and avoid conductive bump non-wetting due to solder mask layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW201543633A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW201543633A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW201543633A3</originalsourceid><addsrcrecordid>eNrjZFAJSEzOTkxPVSguTSouKUosSVVIzEtRKICK5qbmJqUW8TCwpiXmFKfyQmluBkU31xBnD93Ugvz41GKg4tS81JL4kHAjA0NTE2MzY2NHY2LUAAD8jia1</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Package substrate and package member</title><source>esp@cenet</source><creator>CHANG, SHIH-YU ; TSAI, KUOING</creator><creatorcontrib>CHANG, SHIH-YU ; TSAI, KUOING</creatorcontrib><description>This invention provides a package substrate and a package member, the package substrate comprises: a lamellar body; a first electrical connection pad, a second electrical connection pad and a third electrical connection pad that are formed on one surface of the lamellar body, each separately sets a conductive bump, the third electrical connection pad is located outside an area between the conductive bumps set by the first electrical connection pad and the second electrical connection pad; and a first conductive blind hole, a second conductive blind hole, a third conductive blind hole, a first internal conductive trace, a second internal conductive trace and a third internal conductive trace formed within the lamellar body, the conductive blind holes enable the electrical connection pads separately connect the internal conductive traces. This invention can avoid conductive bump and conductive trace bridging and avoid conductive bump non-wetting due to solder mask layer.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20151116&amp;DB=EPODOC&amp;CC=TW&amp;NR=201543633A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20151116&amp;DB=EPODOC&amp;CC=TW&amp;NR=201543633A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHANG, SHIH-YU</creatorcontrib><creatorcontrib>TSAI, KUOING</creatorcontrib><title>Package substrate and package member</title><description>This invention provides a package substrate and a package member, the package substrate comprises: a lamellar body; a first electrical connection pad, a second electrical connection pad and a third electrical connection pad that are formed on one surface of the lamellar body, each separately sets a conductive bump, the third electrical connection pad is located outside an area between the conductive bumps set by the first electrical connection pad and the second electrical connection pad; and a first conductive blind hole, a second conductive blind hole, a third conductive blind hole, a first internal conductive trace, a second internal conductive trace and a third internal conductive trace formed within the lamellar body, the conductive blind holes enable the electrical connection pads separately connect the internal conductive traces. This invention can avoid conductive bump and conductive trace bridging and avoid conductive bump non-wetting due to solder mask layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAJSEzOTkxPVSguTSouKUosSVVIzEtRKICK5qbmJqUW8TCwpiXmFKfyQmluBkU31xBnD93Ugvz41GKg4tS81JL4kHAjA0NTE2MzY2NHY2LUAAD8jia1</recordid><startdate>20151116</startdate><enddate>20151116</enddate><creator>CHANG, SHIH-YU</creator><creator>TSAI, KUOING</creator><scope>EVB</scope></search><sort><creationdate>20151116</creationdate><title>Package substrate and package member</title><author>CHANG, SHIH-YU ; TSAI, KUOING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW201543633A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHANG, SHIH-YU</creatorcontrib><creatorcontrib>TSAI, KUOING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHANG, SHIH-YU</au><au>TSAI, KUOING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Package substrate and package member</title><date>2015-11-16</date><risdate>2015</risdate><abstract>This invention provides a package substrate and a package member, the package substrate comprises: a lamellar body; a first electrical connection pad, a second electrical connection pad and a third electrical connection pad that are formed on one surface of the lamellar body, each separately sets a conductive bump, the third electrical connection pad is located outside an area between the conductive bumps set by the first electrical connection pad and the second electrical connection pad; and a first conductive blind hole, a second conductive blind hole, a third conductive blind hole, a first internal conductive trace, a second internal conductive trace and a third internal conductive trace formed within the lamellar body, the conductive blind holes enable the electrical connection pads separately connect the internal conductive traces. This invention can avoid conductive bump and conductive trace bridging and avoid conductive bump non-wetting due to solder mask layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW201543633A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Package substrate and package member
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T17%3A06%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHANG,%20SHIH-YU&rft.date=2015-11-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW201543633A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true