Semiconductor package and manufacturing method thereof and substrate and packaged structure
A manufacturing method of a semiconductor package is comprising: stacking a second substrate on a first substrate by plurality support element, wherein the second substrate has at least a through cleaning via, and performing a operation of cleaning the support element and cleaning the space between...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WANG, LUNG-YUAN CHIANG, CHENGIA SHIH, CHIA-KAI HSU, CHUI |
| description | A manufacturing method of a semiconductor package is comprising: stacking a second substrate on a first substrate by plurality support element, wherein the second substrate has at least a through cleaning via, and performing a operation of cleaning the support element and cleaning the space between the second substrate and the first substrate by using of the cleaning via. The invention further provides the semiconductor package, a substrate, and a packaged structure. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW201519402A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW201519402A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW201519402A3</originalsourceid><addsrcrecordid>eNrjZIgOTs3NTM7PSylNLskvUihITM5OTE9VSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU8DKyguTSouKUosgSiHagUKlxSVgnSl8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41GKghtS81JL4kHAjA0NTQ0sTAyNHY2LUAADRbTxK</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package and manufacturing method thereof and substrate and packaged structure</title><source>esp@cenet</source><creator>WANG, LUNG-YUAN ; CHIANG, CHENGIA ; SHIH, CHIA-KAI ; HSU, CHUI</creator><creatorcontrib>WANG, LUNG-YUAN ; CHIANG, CHENGIA ; SHIH, CHIA-KAI ; HSU, CHUI</creatorcontrib><description>A manufacturing method of a semiconductor package is comprising: stacking a second substrate on a first substrate by plurality support element, wherein the second substrate has at least a through cleaning via, and performing a operation of cleaning the support element and cleaning the space between the second substrate and the first substrate by using of the cleaning via. The invention further provides the semiconductor package, a substrate, and a packaged structure.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC ; GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS ; SEMICONDUCTOR DEVICES ; TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION ; TECHNICAL SUBJECTS COVERED BY FORMER USPC ; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150516&DB=EPODOC&CC=TW&NR=201519402A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150516&DB=EPODOC&CC=TW&NR=201519402A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG, LUNG-YUAN</creatorcontrib><creatorcontrib>CHIANG, CHENGIA</creatorcontrib><creatorcontrib>SHIH, CHIA-KAI</creatorcontrib><creatorcontrib>HSU, CHUI</creatorcontrib><title>Semiconductor package and manufacturing method thereof and substrate and packaged structure</title><description>A manufacturing method of a semiconductor package is comprising: stacking a second substrate on a first substrate by plurality support element, wherein the second substrate has at least a through cleaning via, and performing a operation of cleaning the support element and cleaning the space between the second substrate and the first substrate by using of the cleaning via. The invention further provides the semiconductor package, a substrate, and a packaged structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</subject><subject>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIgOTs3NTM7PSylNLskvUihITM5OTE9VSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU8DKyguTSouKUosgSiHagUKlxSVgnSl8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41GKghtS81JL4kHAjA0NTQ0sTAyNHY2LUAADRbTxK</recordid><startdate>20150516</startdate><enddate>20150516</enddate><creator>WANG, LUNG-YUAN</creator><creator>CHIANG, CHENGIA</creator><creator>SHIH, CHIA-KAI</creator><creator>HSU, CHUI</creator><scope>EVB</scope></search><sort><creationdate>20150516</creationdate><title>Semiconductor package and manufacturing method thereof and substrate and packaged structure</title><author>WANG, LUNG-YUAN ; CHIANG, CHENGIA ; SHIH, CHIA-KAI ; HSU, CHUI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW201519402A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</topic><topic>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG, LUNG-YUAN</creatorcontrib><creatorcontrib>CHIANG, CHENGIA</creatorcontrib><creatorcontrib>SHIH, CHIA-KAI</creatorcontrib><creatorcontrib>HSU, CHUI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG, LUNG-YUAN</au><au>CHIANG, CHENGIA</au><au>SHIH, CHIA-KAI</au><au>HSU, CHUI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package and manufacturing method thereof and substrate and packaged structure</title><date>2015-05-16</date><risdate>2015</risdate><abstract>A manufacturing method of a semiconductor package is comprising: stacking a second substrate on a first substrate by plurality support element, wherein the second substrate has at least a through cleaning via, and performing a operation of cleaning the support element and cleaning the space between the second substrate and the first substrate by using of the cleaning via. The invention further provides the semiconductor package, a substrate, and a packaged structure.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TW201519402A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS SEMICONDUCTOR DEVICES TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION TECHNICAL SUBJECTS COVERED BY FORMER USPC TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS |
| title | Semiconductor package and manufacturing method thereof and substrate and packaged structure |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T09%3A50%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG,%20LUNG-YUAN&rft.date=2015-05-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW201519402A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |