Method for forming through-base wafer vias for fabrication of stacked devices

An effective chemical mechanical planarization (CMP) method is provided for forming vias in silicon wafers for the fabrication of stacked devices using TSV(through-silicon via) technology. The method affords high removal rates of both metal (e.g., copper) and silicon such that a need for a grinding...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	CASTILLO, DANIEL HERNANDEZ II, HENRY, JAMES MATTHEW
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	ADHESIVES BASIC ELECTRIC ELEMENTS CHEMISTRY DYES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FORELSEWHERE METALLURGY MISCELLANEOUS APPLICATIONS OF MATERIALS MISCELLANEOUS COMPOSITIONS NATURAL RESINS PAINTS POLISHES POLISHING COMPOSITIONS OTHER THAN FRENCH POLISH SEMICONDUCTOR DEVICES SKI WAXES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	CASTILLO, DANIEL HERNANDEZ II HENRY, JAMES MATTHEW
description	An effective chemical mechanical planarization (CMP) method is provided for forming vias in silicon wafers for the fabrication of stacked devices using TSV(through-silicon via) technology. The method affords high removal rates of both metal (e.g., copper) and silicon such that a need for a grinding step prior to CMP processing may not be necessary. The method affords an approximately 1: 1 Cu: Si selectivity for removal of silicon and copper under appropriate conditions and the Cu: Si selectivity is tunable.by adjustment of levels of some key components.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW201123288A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW201123288A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW201123288A3</originalsourceid><addsrcrecordid>eNrjZPD1TS3JyE9RSMsvAuHczLx0hZKMovzS9AzdpMTiVIXyxLTUIoWyzMRiiJrEpKLM5MSSzPw8hfw0heKSxOTs1BSFlNSyzOTUYh4G1rTEnOJUXijNzaDo5hri7KGbWpAfn1pckJicmpdaEh8SbmRgaGhkbGRh4WhMjBoAx002KQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for forming through-base wafer vias for fabrication of stacked devices</title><source>esp@cenet</source><creator>CASTILLO, DANIEL HERNANDEZ II ; HENRY, JAMES MATTHEW</creator><creatorcontrib>CASTILLO, DANIEL HERNANDEZ II ; HENRY, JAMES MATTHEW</creatorcontrib><description>An effective chemical mechanical planarization (CMP) method is provided for forming vias in silicon wafers for the fabrication of stacked devices using TSV(through-silicon via) technology. The method affords high removal rates of both metal (e.g., copper) and silicon such that a need for a grinding step prior to CMP processing may not be necessary. The method affords an approximately 1: 1 Cu: Si selectivity for removal of silicon and copper under appropriate conditions and the Cu: Si selectivity is tunable.by adjustment of levels of some key components.</description><language>chi ; eng</language><subject>ADHESIVES ; BASIC ELECTRIC ELEMENTS ; CHEMISTRY ; DYES ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FORELSEWHERE ; METALLURGY ; MISCELLANEOUS APPLICATIONS OF MATERIALS ; MISCELLANEOUS COMPOSITIONS ; NATURAL RESINS ; PAINTS ; POLISHES ; POLISHING COMPOSITIONS OTHER THAN FRENCH POLISH ; SEMICONDUCTOR DEVICES ; SKI WAXES</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110701&DB=EPODOC&CC=TW&NR=201123288A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110701&DB=EPODOC&CC=TW&NR=201123288A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CASTILLO, DANIEL HERNANDEZ II</creatorcontrib><creatorcontrib>HENRY, JAMES MATTHEW</creatorcontrib><title>Method for forming through-base wafer vias for fabrication of stacked devices</title><description>An effective chemical mechanical planarization (CMP) method is provided for forming vias in silicon wafers for the fabrication of stacked devices using TSV(through-silicon via) technology. The method affords high removal rates of both metal (e.g., copper) and silicon such that a need for a grinding step prior to CMP processing may not be necessary. The method affords an approximately 1: 1 Cu: Si selectivity for removal of silicon and copper under appropriate conditions and the Cu: Si selectivity is tunable.by adjustment of levels of some key components.</description><subject>ADHESIVES</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CHEMISTRY</subject><subject>DYES</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FORELSEWHERE</subject><subject>METALLURGY</subject><subject>MISCELLANEOUS APPLICATIONS OF MATERIALS</subject><subject>MISCELLANEOUS COMPOSITIONS</subject><subject>NATURAL RESINS</subject><subject>PAINTS</subject><subject>POLISHES</subject><subject>POLISHING COMPOSITIONS OTHER THAN FRENCH POLISH</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SKI WAXES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD1TS3JyE9RSMsvAuHczLx0hZKMovzS9AzdpMTiVIXyxLTUIoWyzMRiiJrEpKLM5MSSzPw8hfw0heKSxOTs1BSFlNSyzOTUYh4G1rTEnOJUXijNzaDo5hri7KGbWpAfn1pckJicmpdaEh8SbmRgaGhkbGRh4WhMjBoAx002KQ</recordid><startdate>20110701</startdate><enddate>20110701</enddate><creator>CASTILLO, DANIEL HERNANDEZ II</creator><creator>HENRY, JAMES MATTHEW</creator><scope>EVB</scope></search><sort><creationdate>20110701</creationdate><title>Method for forming through-base wafer vias for fabrication of stacked devices</title><author>CASTILLO, DANIEL HERNANDEZ II ; HENRY, JAMES MATTHEW</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW201123288A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2011</creationdate><topic>ADHESIVES</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CHEMISTRY</topic><topic>DYES</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FORELSEWHERE</topic><topic>METALLURGY</topic><topic>MISCELLANEOUS APPLICATIONS OF MATERIALS</topic><topic>MISCELLANEOUS COMPOSITIONS</topic><topic>NATURAL RESINS</topic><topic>PAINTS</topic><topic>POLISHES</topic><topic>POLISHING COMPOSITIONS OTHER THAN FRENCH POLISH</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SKI WAXES</topic><toplevel>online_resources</toplevel><creatorcontrib>CASTILLO, DANIEL HERNANDEZ II</creatorcontrib><creatorcontrib>HENRY, JAMES MATTHEW</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CASTILLO, DANIEL HERNANDEZ II</au><au>HENRY, JAMES MATTHEW</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for forming through-base wafer vias for fabrication of stacked devices</title><date>2011-07-01</date><risdate>2011</risdate><abstract>An effective chemical mechanical planarization (CMP) method is provided for forming vias in silicon wafers for the fabrication of stacked devices using TSV(through-silicon via) technology. The method affords high removal rates of both metal (e.g., copper) and silicon such that a need for a grinding step prior to CMP processing may not be necessary. The method affords an approximately 1: 1 Cu: Si selectivity for removal of silicon and copper under appropriate conditions and the Cu: Si selectivity is tunable.by adjustment of levels of some key components.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	chi ; eng
recordid	cdi_epo_espacenet_TW201123288A
source	esp@cenet
subjects	ADHESIVES BASIC ELECTRIC ELEMENTS CHEMISTRY DYES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FORELSEWHERE METALLURGY MISCELLANEOUS APPLICATIONS OF MATERIALS MISCELLANEOUS COMPOSITIONS NATURAL RESINS PAINTS POLISHES POLISHING COMPOSITIONS OTHER THAN FRENCH POLISH SEMICONDUCTOR DEVICES SKI WAXES
title	Method for forming through-base wafer vias for fabrication of stacked devices
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T17%3A32%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CASTILLO,%20DANIEL%20HERNANDEZ%20II&rft.date=2011-07-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW201123288A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true