IO circuit calibration method and related apparatus
IO circuit calibration method and apparatus are provided for calibrating a driving impedance at an output end of an IO circuit in a chip. The chip further includes a plurality of basic impedances and a non-volatile memory. The IO circuit calibration method includes: measuring an impedance value of o...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | IO circuit calibration method and apparatus are provided for calibrating a driving impedance at an output end of an IO circuit in a chip. The chip further includes a plurality of basic impedances and a non-volatile memory. The IO circuit calibration method includes: measuring an impedance value of one basic impedance and recording the measured result in the non-volatile memory; conducting at least one basic impedance to provide a calibration impedance formed by the conducted basic impedance(s); adjusting the number of the conducted basic impedance(s) in the calibration impedance and estimating an impedance value of the driving impedance according to the measured result and a voltage divided by the calibration impedance and the driving impedance at the output end. |
---|