Edge deletion process for solar cell

An edge deletion process for solar cell includes the following steps. First, a solar cell is provided, wherein the solar cell at least has a substrate, a first conducting layer, a semiconductor layer and a second conducting layer. The first conducting layer is disposed on the substrate. The semicond...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	YANG, GWO-SHII, LEE, CHUEN-SHENG, LAI, CHENGIH
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	BASIC ELECTRIC ELEMENTS CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION ORPROCESSING OF GOODS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGYGENERATION, TRANSMISSION OR DISTRIBUTION SEMICONDUCTOR DEVICES TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	An edge deletion process for solar cell includes the following steps. First, a solar cell is provided, wherein the solar cell at least has a substrate, a first conducting layer, a semiconductor layer and a second conducting layer. The first conducting layer is disposed on the substrate. The semiconductor layer is disposed on the first conducting layer. The second conducting layer is disposed on the semiconductor layer. Then, parts of the first conducting layer, the semiconductor layer and the second conducting layer which are placed on the surrounding of the solar cell are removed to form an isolation gap and a peripheral area. The substrate is exposed by the isolation gap. Next, the peripheral area is polished by a polishing process to remove the first conducting layer, the semiconductor layer and the second conducting layer placed between the edge of the substrate and the isolation gap, so as to expose the substrate.