Parallel computation network

Superior performance is achieved by equalizing the time constants of amplifiers used in highly parallel computational networks. In accordance with one aspect of the invention a feedback arrangement is employed where the prior art resistance (FIG. 2, 22) between the input of each amplifier i and grou...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: DENKER JOHN STEWART
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Superior performance is achieved by equalizing the time constants of amplifiers used in highly parallel computational networks. In accordance with one aspect of the invention a feedback arrangement is employed where the prior art resistance (FIG. 2, 22) between the input of each amplifier i and ground, and the capacitor (31) between the input of each amplifier and ground are instead connected in parallel between the input of each amplifier and its corresponding output. In accordance with another aspect of the invention a balanced impedance arrangement (FIG. 3) is employed where, for example, a zero current with a non-zero thevenin conductance is achieved by employing equal valued T @@ and T @@ conductances. a