INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF

INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF

INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF A testing apparatus and method for testing integrated circuits is disclosed wherein a device under test is continuously maintained at a de...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YEE, PAK HONG, TAY, WUU YEAN
Format: Patent
Sprache:eng
Schlagworte:
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YEE, PAK HONG
TAY, WUU YEAN
description INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF A testing apparatus and method for testing integrated circuits is disclosed wherein a device under test is continuously maintained at a desired set point temperature by an included thermal body. The thermal body has an enclosed phase change material which provides latent heat to the device under test such that there is negligible temperature variation realized by integrated circuits being tested.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_SG145539A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>SG145539A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_SG145539A13</originalsourceid><addsrcrecordid>eNqFjbEOgkAQRGksjPoNbqmFBUELy-Nu4TaBg9wuhTaEmLMySoI_5J8Kxs7CajKTNzPz6EVOMPdK0IAmrxsS2JDegiALKGYs0-IE5HTRGHI51FYxgrbK5Qjl2POkCsgqDywqpYLOEyVY1jiuNh7BNH6KWDwyf3YnW2Xwe82gnIESxVYGxKLHKltGs2t3G8Lqq4tonaFouwv9ow1D313CPTxbzuP94ZAcVZz8J96uN0SL</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF</title><source>esp@cenet</source><creator>YEE, PAK HONG ; TAY, WUU YEAN</creator><creatorcontrib>YEE, PAK HONG ; TAY, WUU YEAN</creatorcontrib><description>INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF A testing apparatus and method for testing integrated circuits is disclosed wherein a device under test is continuously maintained at a desired set point temperature by an included thermal body. The thermal body has an enclosed phase change material which provides latent heat to the device under test such that there is negligible temperature variation realized by integrated circuits being tested.</description><edition>7</edition><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080929&amp;DB=EPODOC&amp;CC=SG&amp;NR=145539A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080929&amp;DB=EPODOC&amp;CC=SG&amp;NR=145539A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YEE, PAK HONG</creatorcontrib><creatorcontrib>TAY, WUU YEAN</creatorcontrib><title>INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF</title><description>INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF A testing apparatus and method for testing integrated circuits is disclosed wherein a device under test is continuously maintained at a desired set point temperature by an included thermal body. The thermal body has an enclosed phase change material which provides latent heat to the device under test such that there is negligible temperature variation realized by integrated circuits being tested.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjbEOgkAQRGksjPoNbqmFBUELy-Nu4TaBg9wuhTaEmLMySoI_5J8Kxs7CajKTNzPz6EVOMPdK0IAmrxsS2JDegiALKGYs0-IE5HTRGHI51FYxgrbK5Qjl2POkCsgqDywqpYLOEyVY1jiuNh7BNH6KWDwyf3YnW2Xwe82gnIESxVYGxKLHKltGs2t3G8Lqq4tonaFouwv9ow1D313CPTxbzuP94ZAcVZz8J96uN0SL</recordid><startdate>20080929</startdate><enddate>20080929</enddate><creator>YEE, PAK HONG</creator><creator>TAY, WUU YEAN</creator><scope>EVB</scope></search><sort><creationdate>20080929</creationdate><title>INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF</title><author>YEE, PAK HONG ; TAY, WUU YEAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_SG145539A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>YEE, PAK HONG</creatorcontrib><creatorcontrib>TAY, WUU YEAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YEE, PAK HONG</au><au>TAY, WUU YEAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF</title><date>2008-09-29</date><risdate>2008</risdate><abstract>INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF A testing apparatus and method for testing integrated circuits is disclosed wherein a device under test is continuously maintained at a desired set point temperature by an included thermal body. The thermal body has an enclosed phase change material which provides latent heat to the device under test such that there is negligible temperature variation realized by integrated circuits being tested.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_SG145539A1
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title INTEGRATED CIRCUIT (IC) TEST ASSEMBLY INCLUDING PHASE CHANGE MATERIAL FOR STABILIZING TEMPERATURE DURING STRESS TESTING OF INTEGRATED CIRCUITS AND METHOD THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T21%3A45%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YEE,%20PAK%20HONG&rft.date=2008-09-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ESG145539A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true