DEVICE FOR DIVIDING MODULAR NUMBERS

FIELD: physics.SUBSTANCE: device for dividing modular numbers contains a clock pulse input, a global reset input, a dividend input, a divisor input, an OR element, a positional characteristic calculation unit, an approximation series refinement unit, a quotient derivation unit, and a quotient deriva...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chervyakov Nikolaj Ivanovich, Deryabin Maksim Anatolevich, Lavrinenko Anton Viktorovich, Babenko Mikhail Grigorevich, Lavrinenko Irina Nikolaevna, Kuchukov Viktor Andreevich
Format: Patent
Sprache:eng ; rus
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:FIELD: physics.SUBSTANCE: device for dividing modular numbers contains a clock pulse input, a global reset input, a dividend input, a divisor input, an OR element, a positional characteristic calculation unit, an approximation series refinement unit, a quotient derivation unit, and a quotient derivation output. In this case, the positional characteristics calculation unit contains a dividend register, n dividend inverters, n storage registers of module p, where i =1,..., n, n storage registers of coefficient k, n dividend integrators, n multipliers of the negative dividend, n multipliers of the positive divisible, an integrator of the value F(A), an integrator of the value F (-A), a storage register of value F (-A), a storage register of value F(A), a divisor register, n divisor inverters, n storage registers of module p, n storage registers of coefficient k, n divisor integrators, n multipliers of the negative divisor, n multipliers of the positive divisor, an integrator of value F(B), an integrator of value F (-B), a storage register of value F (-B), a storage register of value F (B), a XOR element, a dividend multiplexer, a divisor multiplexer, a comparison unit. The approximation series refinement unit contains a shift register, a counter, a storage register F (|A|), a minuend storage register, a minuend selection multiplexer, an inverter, a memory of degrees "2" in the residue number system, an integrator, next minuend selection multiplexer, NOT element, AND element. The quotient derivation unit consists of an OR element, a delay element, a holding register, n storage registers of the residue in modulo p, n integrators in modulo p, n demultiplexers in modulo p, n storage registers of the sum in modulo p, n inverters, n storage registers of the module p, n integrators, n storage registers of the reciprocal value of the sum in modulo n of multiplexers of sum selection, sign holding register, sum storage register in the residue number system, a storage register of value "1", a storage register of value "-1", multiplexer of dividend and divisor absolute value equality, multiplexer of quotient derivation, a quotient storage register.EFFECT: providing the possibility of division with negative numbers represented in the residue number system.4 dwg Изобретение относится к вычислительным модулярным системам и предназначено для выполнения деления чисел, представленных в системе остаточных классов (СОК). Технический результат - обеспечение возможности деления с