INTEGRATED POWER SUPPLY VOLTAGE CONVERTER

FIELD: electrical engineering. ^ SUBSTANCE: integrated power supply voltage converter is intended for efficient conversion of power supply voltage for low-capacity and low-voltage devices that operate from batteries and accumulators to voltages that are less than voltages of chemical power supply so...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MATVEENKO OL'GA SERGEEVNA, ADAMOV DENIS JUR'EVICH
Format: Patent
Sprache:eng ; rus
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:FIELD: electrical engineering. ^ SUBSTANCE: integrated power supply voltage converter is intended for efficient conversion of power supply voltage for low-capacity and low-voltage devices that operate from batteries and accumulators to voltages that are less than voltages of chemical power supply sources. Circuit of integrated power supply voltage includes the following components: substrate for circuit arrangement, output unit connected to power supply source and generating output signal, control unit, which controls output unit by means of feedback, unit of low-frequency filter, function of which is to level output signal received from output unit, control unit is equipped with source of reference voltage, voltage divider, clock signal generator and error detector, besides voltage divider transforms signal from reference voltage source and sends it to input of error detector, where signal is also supplied from output unit as well, and further from error detector control signal arrives to permitting input of clock signal generator, and output unit is arranged as based on switched capacitors in the form of two cascades connected in parallel, the first of which comprises capacitor (17), one p-channel transistor (18) and three n-channel transistors (19, 20, 21), the second cascade comprises capacitor (22), p-channel transistor (23) and three n-channel transistors (24, 25, 26), besides transistors of output unit cascades are controlled by two paraphrase signals from clock signal generator "input 1" and "input 2" so that "input 2" signal is sent to transistors (18, 20, 21) and (24), and signal "input 1" is sent to transistors (19, 23, 25, 26), transistors are connected so that depending on level of "input 1" and "input 2" signals, which may either be high or low, at the moment of time, when "input 1" signal is of high level, and signal "input 2" is of low level, current passes through transistors (18, 19) and capacitor (17) from power supply source to output, besides capacitor (17) is in charging phase, and through transistors (25, 26) and capacitor (22) from common bus to output, besides, capacitor (22) is in discharging phase, and at the moment of time, when "input 1" signal is of low level, and signal "input 1" is of high level, current passes through transistors (20), (21) and capacitor (17) from common bus to output, besides, capacitor (17) is in discharging phase, and through transistors (23, 24) and capacitor (22) from power supply source to output, bes