DIFFERENTIAL AMPLIFIER WITH PARAPHASE OUTPUT
FIELD: physics; radio. ^ SUBSTANCE: for radio engineering and communication. Differential amplifier comprises an input parallel-balance cascade 1, first current input 2 and second current input 3 of which are connected to respective first load impedor 4 and second load impedor 5 and to bases of the...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; rus |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | FIELD: physics; radio. ^ SUBSTANCE: for radio engineering and communication. Differential amplifier comprises an input parallel-balance cascade 1, first current input 2 and second current input 3 of which are connected to respective first load impedor 4 and second load impedor 5 and to bases of the first output transistor 6 and the second output transistor 7, current stabiliser output transistor 8, collector of which is connected to common emitter circuit 9 of the input parallel-balance cascade 1, and the base is connected to the first output of supplementary forward-biased p-n junction 10, the first backfeed resistor 11 and the second backfeed resistor 12 with common node 13, which are connected to emitters of respective first output transistor 6 and second output transistor 7 and to the first antiphased output 14 and the second antiphased output 15 of balanced differential amplifier, the first emitter resistor 16 and the second emitter resistor 17, and the first additional impedor 18 and the second additional impedor 19, connected in series between emitters of the first output transistor 6 and the second output transistor 7 with common node 20, connected to the base of current stabiliser output transistor 8, common node 13 of the first feedback resistor 11 and the second feedback resistor 12 is connected to the second output of supplementary forward-biased p-n junction 10 and via the second emitter resistor 17 it is connected to power bus 21, while current stabiliser output transistor emitter 8 is connected to power bus 21 via the first emitter resistor 16. ^ EFFECT: enhanced output voltage measurement range. ^ 5 cl, 7 dwg |
---|