A method of manufacturing a passivated solar cell and resulting passivated solar cell

A method of manufacturing a passivated solar cell and resulting passivated solar cell

Method of manufacturing a passivated solar cell, comprising the steps of: providing a semiconductor substrate with a first side and an opposed second side; applying a tunnel dielectric and a polysilicon layer on the second side; applying a dopant to the polysilicon layer on the second side; applying...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RONALD CORNELIS GERARD NABER, MARTIJN LENES, JOHANNES REINDER MARC LUCHIES
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RONALD CORNELIS GERARD NABER
MARTIJN LENES
JOHANNES REINDER MARC LUCHIES
description Method of manufacturing a passivated solar cell, comprising the steps of: providing a semiconductor substrate with a first side and an opposed second side; applying a tunnel dielectric and a polysilicon layer on the second side; applying a dopant to the polysilicon layer on the second side; applying a tunnel dielectric and a polysilicon layer on the first side, and diffusing a dopant into the polysilicon layer by means of an anneal; providing an anti-reflection coating on the first side, wherein an etch stop interface is created within the polysilicon layer on the first side the tunnel dielectrics and the polysilicon layers on the first and the second side are formed simultaneously, and the polysilicon layer on the first side is thinned down to the etch stop interface.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_NL2021449BB1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>NL2021449BB1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_NL2021449BB13</originalsourceid><addsrcrecordid>eNrjZAh1VMhNLcnIT1HIT1PITcwrTUtMLiktysxLV0hUKEgsLs4sSyxJTVEozs9JLFJITs3JUUjMS1EoSi0uzSkBqcKqhoeBNS0xpziVF0pzMyi6uYY4e-imFuTHpxYXJCan5qWWxPv5GBkYGZqYWDo5GRoTowYAyoE5SA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>A method of manufacturing a passivated solar cell and resulting passivated solar cell</title><source>esp@cenet</source><creator>RONALD CORNELIS GERARD NABER ; MARTIJN LENES ; JOHANNES REINDER MARC LUCHIES</creator><creatorcontrib>RONALD CORNELIS GERARD NABER ; MARTIJN LENES ; JOHANNES REINDER MARC LUCHIES</creatorcontrib><description>Method of manufacturing a passivated solar cell, comprising the steps of: providing a semiconductor substrate with a first side and an opposed second side; applying a tunnel dielectric and a polysilicon layer on the second side; applying a dopant to the polysilicon layer on the second side; applying a tunnel dielectric and a polysilicon layer on the first side, and diffusing a dopant into the polysilicon layer by means of an anneal; providing an anti-reflection coating on the first side, wherein an etch stop interface is created within the polysilicon layer on the first side the tunnel dielectrics and the polysilicon layers on the first and the second side are formed simultaneously, and the polysilicon layer on the first side is thinned down to the etch stop interface.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190626&amp;DB=EPODOC&amp;CC=NL&amp;NR=2021449B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190626&amp;DB=EPODOC&amp;CC=NL&amp;NR=2021449B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RONALD CORNELIS GERARD NABER</creatorcontrib><creatorcontrib>MARTIJN LENES</creatorcontrib><creatorcontrib>JOHANNES REINDER MARC LUCHIES</creatorcontrib><title>A method of manufacturing a passivated solar cell and resulting passivated solar cell</title><description>Method of manufacturing a passivated solar cell, comprising the steps of: providing a semiconductor substrate with a first side and an opposed second side; applying a tunnel dielectric and a polysilicon layer on the second side; applying a dopant to the polysilicon layer on the second side; applying a tunnel dielectric and a polysilicon layer on the first side, and diffusing a dopant into the polysilicon layer by means of an anneal; providing an anti-reflection coating on the first side, wherein an etch stop interface is created within the polysilicon layer on the first side the tunnel dielectrics and the polysilicon layers on the first and the second side are formed simultaneously, and the polysilicon layer on the first side is thinned down to the etch stop interface.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAh1VMhNLcnIT1HIT1PITcwrTUtMLiktysxLV0hUKEgsLs4sSyxJTVEozs9JLFJITs3JUUjMS1EoSi0uzSkBqcKqhoeBNS0xpziVF0pzMyi6uYY4e-imFuTHpxYXJCan5qWWxPv5GBkYGZqYWDo5GRoTowYAyoE5SA</recordid><startdate>20190626</startdate><enddate>20190626</enddate><creator>RONALD CORNELIS GERARD NABER</creator><creator>MARTIJN LENES</creator><creator>JOHANNES REINDER MARC LUCHIES</creator><scope>EVB</scope></search><sort><creationdate>20190626</creationdate><title>A method of manufacturing a passivated solar cell and resulting passivated solar cell</title><author>RONALD CORNELIS GERARD NABER ; MARTIJN LENES ; JOHANNES REINDER MARC LUCHIES</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_NL2021449BB13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>RONALD CORNELIS GERARD NABER</creatorcontrib><creatorcontrib>MARTIJN LENES</creatorcontrib><creatorcontrib>JOHANNES REINDER MARC LUCHIES</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RONALD CORNELIS GERARD NABER</au><au>MARTIJN LENES</au><au>JOHANNES REINDER MARC LUCHIES</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>A method of manufacturing a passivated solar cell and resulting passivated solar cell</title><date>2019-06-26</date><risdate>2019</risdate><abstract>Method of manufacturing a passivated solar cell, comprising the steps of: providing a semiconductor substrate with a first side and an opposed second side; applying a tunnel dielectric and a polysilicon layer on the second side; applying a dopant to the polysilicon layer on the second side; applying a tunnel dielectric and a polysilicon layer on the first side, and diffusing a dopant into the polysilicon layer by means of an anneal; providing an anti-reflection coating on the first side, wherein an etch stop interface is created within the polysilicon layer on the first side the tunnel dielectrics and the polysilicon layers on the first and the second side are formed simultaneously, and the polysilicon layer on the first side is thinned down to the etch stop interface.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_NL2021449BB1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title A method of manufacturing a passivated solar cell and resulting passivated solar cell
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T18%3A25%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RONALD%20CORNELIS%20GERARD%20NABER&rft.date=2019-06-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ENL2021449BB1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true