SELECTIVE GATE SPACERS FOR SEMICONDUCTOR DEVICES
Techniques related to forming selective gate spacers for semiconductor devices and transistor structures and devices formed using such techniques are discussed. Such techniques include forming a blocking material (108) on a semiconductor fin (104), disposing a gate (110) having a different surface c...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Techniques related to forming selective gate spacers for semiconductor devices and transistor structures and devices formed using such techniques are discussed. Such techniques include forming a blocking material (108) on a semiconductor fin (104), disposing a gate (110) having a different surface chemistry than the blocking material (108) on a portion of the blocking material (108), forming a selective conformal layer (112) on the gate (110) but not on a portion of the blocking material (108), and removing exposed portions of the blocking material (108). (Figure 1F) |
---|