MEMORY APPARATUS AND MEMORY ACCESS RESTRICTING METHOD

WHEN THE POWER OF A MEMORY APPARATUS (10) IS TURNED ON, DATA WRITTEN TO A DESIGNATED AREA (14) OF A MEMORY (12) OF THE MEMORY APPARATUS (10) IS LOADED TO A REGISTER (22). WHEN AN INITIAL STATE DETECTING PORTION (26) HAS DETECTED THAT DATA LOADED TO THE REGISTER (22) IS AN INITIAL VALUE, A GATE GO IS...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TAKUMI OKAUE, YASUKO MIURA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:WHEN THE POWER OF A MEMORY APPARATUS (10) IS TURNED ON, DATA WRITTEN TO A DESIGNATED AREA (14) OF A MEMORY (12) OF THE MEMORY APPARATUS (10) IS LOADED TO A REGISTER (22). WHEN AN INITIAL STATE DETECTING PORTION (26) HAS DETECTED THAT DATA LOADED TO THE REGISTER (22) IS AN INITIAL VALUE, A GATE GO IS TURNED ON. AS A RESULT, A DESIGNATED AREA (14) AND A HIDDEN AREA (15) BECOME ACCESSIBLE. WHEN DATA THAT IS DIFFERENT FROM THE INITIAL VALUE IS WRITTEN TO THE DESIGNATED AREA (14), THE DESIGNATED AREA (14) AND THE HIDDEN AREA (15) ARE ACCESS-RESTRICTED. WHEN A USED STATE DETECTING CIRCUIT (27) HAS DETECTED THAT THE USED CAPACITY OF THE MEMORY (12); MATCHES A SETUP VALUE, THE GATE GO IS TURNED ON. AS A RESULT, THE HIDDEN AREA (15) BECOMES ACCESSIBLE. HIDDEN DATA PREWRITTEN TO THE HIDDEN AREA (15) IS INFORMATION REWARDED TO THE USER OR ADVERTISEMENT/COMMERCIAL INFORMATION. (FIGURE 3 )