SEMICONDUCTOR DEVICE, SEMICONDUCTOR WAFER, SEMICONDUCTOR MODULE AND A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
SEMICONDUCTOR DEVICES, SEMICONDUCTOR WAFERS, AND REMICONDUCTOR MODULES ARE PROVIDED: WHEREIN THE SEMICONDUCTOR DEVICE HAS A SMALL WARP; DAMAGES AT CHIP EDGE AND CRACKS IN A DROPPING TEST ARE SCARCELY GENERATED; AND THE SEMICONDUCTOR DEVICE IS SUPERIOR IN MOUNTING RELIABILITY AND MASS PRODUCIBILITY....
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | SEMICONDUCTOR DEVICES, SEMICONDUCTOR WAFERS, AND REMICONDUCTOR MODULES ARE PROVIDED: WHEREIN THE SEMICONDUCTOR DEVICE HAS A SMALL WARP; DAMAGES AT CHIP EDGE AND CRACKS IN A DROPPING TEST ARE SCARCELY GENERATED; AND THE SEMICONDUCTOR DEVICE IS SUPERIOR IN MOUNTING RELIABILITY AND MASS PRODUCIBILITY. THE SEMICONDUCTOR DEVICE 17 COMPRISING: A SEMICONDUCTOR CHIP 64; A POROUS STRESS RELAXING LAYER 3 PROVIDED ON THE PLANE, WHEREON CIRCUITS AND ELECTRODES ARE FORMED, OF THE SEMICONDUCTOR CHIP; A CIRCUIT LAYER 2 PROVIDED ON THE STRESS RELAXING LAYER AND CONNECTED TO THE ELECTRODES; AND EXTERNAL TERMINALS 10 PROVIDED ON THE CIRCUIT LAYER; WHEREIN AN ORGANIC PROTECTING FILM 7 IS FORMED ON THE PLANE, OPPOSITE TO THE STRESS RELAXING LAYER, OF THE SEMICONDUCTOR CHIP, AND RESPECTIVE SIDE PLANES OF. THE STRESS RELAXING LAYER, THE SEMICONDUCTOR CHIP 6, AND THE PROTECTING FILM 7 ARE EXPOSED OUTSIDE ON A SAME PLANE.(FIG. 1) |
---|