SEMICONDUCTOR DEVICE, ITS FABRICATION METHOD AND ELECTRONIC DEVICE
A SEMICONDUCTOR DEVICE (10) COMPRISES: A SEMICONDUCTOR CHIP (1) HAVING A CIRCUIT FABRICATION SURFACE (1X) AND AN ELECTRODE (1C);A RESIN (7) FOR COVERING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1);AND A RESIN FILM (2) FOR COVERING A REAR SURFACE (1Y) FACING THE CIRCUIT FABRICA...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | HIDEKI TANAKA TOMOAKI KUDAISHI SEIICHI ICHIHARA YUTAKA NAKAJIMA MASAKO SASAKI KUNIHIKO NISHI KAZUNARI SUZUKI HISAO NAKAMURA |
description | A SEMICONDUCTOR DEVICE (10) COMPRISES: A SEMICONDUCTOR CHIP (1) HAVING A CIRCUIT FABRICATION SURFACE (1X) AND AN ELECTRODE (1C);A RESIN (7) FOR COVERING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1);AND A RESIN FILM (2) FOR COVERING A REAR SURFACE (1Y) FACING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1).WITH THE CONFIGURATION DESCRIBED ABOVE, A CRACK CAN BE PREVENTED FROM BEING GENERATED IN THE SEMICONDUCTOR CHIP (1).(FIG.1) |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_MY123345A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>MY123345A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_MY123345A3</originalsourceid><addsrcrecordid>eNrjZHAKdvX1dPb3cwl1DvEPUnBxDfN0dtVR8AwJVnBzdArydHYM8fT3U_B1DfHwd1Fw9HNRcPVxdQ4J8vfzdIaq5mFgTUvMKU7lhdLcDHJuriHOHrqpBfnxqcUFicmpeakl8b6RhkbGxiamjsYEFQAA_Hcp6g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE, ITS FABRICATION METHOD AND ELECTRONIC DEVICE</title><source>esp@cenet</source><creator>HIDEKI TANAKA ; TOMOAKI KUDAISHI ; SEIICHI ICHIHARA ; YUTAKA NAKAJIMA ; MASAKO SASAKI ; KUNIHIKO NISHI ; KAZUNARI SUZUKI ; HISAO NAKAMURA</creator><creatorcontrib>HIDEKI TANAKA ; TOMOAKI KUDAISHI ; SEIICHI ICHIHARA ; YUTAKA NAKAJIMA ; MASAKO SASAKI ; KUNIHIKO NISHI ; KAZUNARI SUZUKI ; HISAO NAKAMURA</creatorcontrib><description>A SEMICONDUCTOR DEVICE (10) COMPRISES: A SEMICONDUCTOR CHIP (1) HAVING A CIRCUIT FABRICATION SURFACE (1X) AND AN ELECTRODE (1C);A RESIN (7) FOR COVERING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1);AND A RESIN FILM (2) FOR COVERING A REAR SURFACE (1Y) FACING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1).WITH THE CONFIGURATION DESCRIBED ABOVE, A CRACK CAN BE PREVENTED FROM BEING GENERATED IN THE SEMICONDUCTOR CHIP (1).(FIG.1)</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060531&DB=EPODOC&CC=MY&NR=123345A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060531&DB=EPODOC&CC=MY&NR=123345A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HIDEKI TANAKA</creatorcontrib><creatorcontrib>TOMOAKI KUDAISHI</creatorcontrib><creatorcontrib>SEIICHI ICHIHARA</creatorcontrib><creatorcontrib>YUTAKA NAKAJIMA</creatorcontrib><creatorcontrib>MASAKO SASAKI</creatorcontrib><creatorcontrib>KUNIHIKO NISHI</creatorcontrib><creatorcontrib>KAZUNARI SUZUKI</creatorcontrib><creatorcontrib>HISAO NAKAMURA</creatorcontrib><title>SEMICONDUCTOR DEVICE, ITS FABRICATION METHOD AND ELECTRONIC DEVICE</title><description>A SEMICONDUCTOR DEVICE (10) COMPRISES: A SEMICONDUCTOR CHIP (1) HAVING A CIRCUIT FABRICATION SURFACE (1X) AND AN ELECTRODE (1C);A RESIN (7) FOR COVERING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1);AND A RESIN FILM (2) FOR COVERING A REAR SURFACE (1Y) FACING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1).WITH THE CONFIGURATION DESCRIBED ABOVE, A CRACK CAN BE PREVENTED FROM BEING GENERATED IN THE SEMICONDUCTOR CHIP (1).(FIG.1)</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAKdvX1dPb3cwl1DvEPUnBxDfN0dtVR8AwJVnBzdArydHYM8fT3U_B1DfHwd1Fw9HNRcPVxdQ4J8vfzdIaq5mFgTUvMKU7lhdLcDHJuriHOHrqpBfnxqcUFicmpeakl8b6RhkbGxiamjsYEFQAA_Hcp6g</recordid><startdate>20060531</startdate><enddate>20060531</enddate><creator>HIDEKI TANAKA</creator><creator>TOMOAKI KUDAISHI</creator><creator>SEIICHI ICHIHARA</creator><creator>YUTAKA NAKAJIMA</creator><creator>MASAKO SASAKI</creator><creator>KUNIHIKO NISHI</creator><creator>KAZUNARI SUZUKI</creator><creator>HISAO NAKAMURA</creator><scope>EVB</scope></search><sort><creationdate>20060531</creationdate><title>SEMICONDUCTOR DEVICE, ITS FABRICATION METHOD AND ELECTRONIC DEVICE</title><author>HIDEKI TANAKA ; TOMOAKI KUDAISHI ; SEIICHI ICHIHARA ; YUTAKA NAKAJIMA ; MASAKO SASAKI ; KUNIHIKO NISHI ; KAZUNARI SUZUKI ; HISAO NAKAMURA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_MY123345A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HIDEKI TANAKA</creatorcontrib><creatorcontrib>TOMOAKI KUDAISHI</creatorcontrib><creatorcontrib>SEIICHI ICHIHARA</creatorcontrib><creatorcontrib>YUTAKA NAKAJIMA</creatorcontrib><creatorcontrib>MASAKO SASAKI</creatorcontrib><creatorcontrib>KUNIHIKO NISHI</creatorcontrib><creatorcontrib>KAZUNARI SUZUKI</creatorcontrib><creatorcontrib>HISAO NAKAMURA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HIDEKI TANAKA</au><au>TOMOAKI KUDAISHI</au><au>SEIICHI ICHIHARA</au><au>YUTAKA NAKAJIMA</au><au>MASAKO SASAKI</au><au>KUNIHIKO NISHI</au><au>KAZUNARI SUZUKI</au><au>HISAO NAKAMURA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE, ITS FABRICATION METHOD AND ELECTRONIC DEVICE</title><date>2006-05-31</date><risdate>2006</risdate><abstract>A SEMICONDUCTOR DEVICE (10) COMPRISES: A SEMICONDUCTOR CHIP (1) HAVING A CIRCUIT FABRICATION SURFACE (1X) AND AN ELECTRODE (1C);A RESIN (7) FOR COVERING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1);AND A RESIN FILM (2) FOR COVERING A REAR SURFACE (1Y) FACING THE CIRCUIT FABRICATION SURFACE (1X) OF THE SEMICONDUCTOR CHIP (1).WITH THE CONFIGURATION DESCRIBED ABOVE, A CRACK CAN BE PREVENTED FROM BEING GENERATED IN THE SEMICONDUCTOR CHIP (1).(FIG.1)</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_MY123345A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR DEVICE, ITS FABRICATION METHOD AND ELECTRONIC DEVICE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T07%3A45%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HIDEKI%20TANAKA&rft.date=2006-05-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EMY123345A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |