DYNAMIC DEFERRED TRANSACTION MECHANISM

A METHOD AND APPARATUS FOR REGULATING THE DEFERRAL OF A TRANSACTION ISSUED ON A BUS (120) BY A PROCESSOR IN A COMPUTER SYSTEM IS DISCLOSED. A BUS TRANSACTION RECORDER (221) COUPLED TO THE BUS PROCESSES ENCODED SIGNALS FROM THE TRANSACTION ISSUED ON THE BUS. A LINE COUPLED TO THE BUS SENDS AN INDICATION SIGNAL WHEN A PENDING TRANSACTION REQUEST IS ISSUED ON THE BUS. A CPU LATENCY TIMER TIMES THE CURRENT TRANSACTION ON THE BUS WHEN A NEW PENDING TRANSACTION IS WAITING ON THE BUS (120). THE CPU LATENCY TIMER OUTPUTS AN EXPIRATION SIGNAL WHEN THE TRANSACTION TAKES MORE THAN A PREDETERMINED AMOUNT OF TIME TO COMPLETE. A TRANSACTION PROCESSOR UNIT (222) IS COUPLED TO THE BUS TRANSACTION RECORDER (221), THE LINE, AND THE CPU LATENCY TIMER. THE TRANSACTION PROCESSOR UNIT (222) DEFERS THE TRANSACTIONS ISSUED ON THE BUS WHEN THE TRANSACTION PROCESSOR RECEIVES THE INDICATION SIGNAL INDICATING THAT A PENDING TRANSACTION IS WAITING TO BE ISSUED ON THE BUS (120), WHEN THE ENCODED SIGNALS FROM THE TRANSACTION ISSUED ON THE BUS (120) INDICATE THAT THE TRANSACTION ISSUED ON THE BUS (120) IS A CANDIDATE FOR DEFERRAL, AND WHEN THE CPU LATENCY TIMER OUTPUTS THE EXPIRATION SIGNAL. (FIG.1)