DUAL EDGE-TRIGGERED PHASE DETECTOR AND PHASE LOCKED LOOP USING SAME
THERE IS DISCLOSED A PHASE DETECTO (4 ) WHICH TRIGGERS ON BOTH RISING AND FALLING EDGES OF AN INPUT PULSE SIGNAL. THIS EFFECTIVELY DOUBLES THE FREQUENCY OF THE INPUT SIGNAL. WHEN THE PHASE DETECTOR (4) IS USED IN A PHASE LOCKED LOOP, THE DOUBLED FREQUENCY MEANS THAT A LOWER DIVISION RATIO CAN BE USE...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | THERE IS DISCLOSED A PHASE DETECTO (4 ) WHICH TRIGGERS ON BOTH RISING AND FALLING EDGES OF AN INPUT PULSE SIGNAL. THIS EFFECTIVELY DOUBLES THE FREQUENCY OF THE INPUT SIGNAL. WHEN THE PHASE DETECTOR (4) IS USED IN A PHASE LOCKED LOOP, THE DOUBLED FREQUENCY MEANS THAT A LOWER DIVISION RATIO CAN BE USED, THEREBY REDUCING ANY NOISE CONTRIBUTION INTRODUCED THEREBY.(FIGURE 1) |
---|