MEMORY INTEGRATED CIRCUIT

In a memory cell which is connected between two bit lines, information is stored after selection by causing a first bit line to convey a signal which is complementary to that on a second bit line. It is known, starting from a single data supply line which may convey either a high or a low signal, to provide a memory circuit per column with inverting means so as to be able to charge both bit lines complementarily. In the invention this complementary charging is done by connecting, upon selection, the first bit line to the data supply line and connecting a transistor with its main electrodes between earth and the second bit line, which transistor receives the data at its control electrode. Said transistor then constitutes with the bit line load an inverter. Lay-out aspects relate to the common use of substrate area of two adjacent columns and the common use of contact in a circuit arrangement according to the invention.