phase calibration circuit for charge pump

The present invention relates to a phase calibration circuit for a charge pump, which comprises: a phase detector which receives a pull-up signal (UP) and a pull-down signal (DN), which are output signals of a phase frequency detector, detects a phase difference, and outputs a phase difference detec...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JANG YOUNG CHAN, SONG CHANG MIN
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The present invention relates to a phase calibration circuit for a charge pump, which comprises: a phase detector which receives a pull-up signal (UP) and a pull-down signal (DN), which are output signals of a phase frequency detector, detects a phase difference, and outputs a phase difference detection signal (PD_OUT); and a counter which receives the phase difference detection signal (PD_OUT) and outputs a charge control signal (S_charge) or a discharge control signal (S_discharge). The output characteristics of the phase locked loop can be improved by minimizing, through calibration, current mismatch generated from the charge pump within the phase locked loop. 본 발명은 위상주파수 검출기의 출력신호인 풀업 신호(UP)와 풀다운 신호(DN)를 입력받아 위상차를 검출하여 위상차 검출 신호(PD_OUT)를 출력하는 위상검출기; 및 상기 위상차 검출 신호(PD_OUT)를 입력받아 충전 제어신호(Scharge) 또는 방전 제어신호(Sdischarge)를 출력하는 카운터;를 포함하는 전하 펌프의 위상 보정 회로에 관한 것으로, 위상 고정 루프 내의 전하 펌프에서 발생하는 전류의 부정합을 보정을 통해 최소화하여 위상 고정 루프의 출력 특성을 개선할 수 있는 장점이 있다.