V-NAND V-NAND MEMORY HAVING DOUBLE OXIDE INTERLAYERS FOR IMPROVING FERROELECTRIC PERFORMANCE AND METHOD FOR MANUFACTURING THE SAME

Various embodiments provide a V-NAND memory having double oxide layers for improving ferroelectric performance and a method of manufacturing the same, and the V-NAND memory may comprise: a ferroelectric layer extending in one direction; and double oxide layers arranged at opposite sides with the fer...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JEONG JAEKYEONG, YUN HEUB SONG, PARK HYEONG JIN
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JEONG JAEKYEONG
YUN HEUB SONG
PARK HYEONG JIN
description Various embodiments provide a V-NAND memory having double oxide layers for improving ferroelectric performance and a method of manufacturing the same, and the V-NAND memory may comprise: a ferroelectric layer extending in one direction; and double oxide layers arranged at opposite sides with the ferroelectric layer therebetween and each extending in the one direction. According to various embodiments, oxide layers induce the formation of an orthorhombic phase with respect to a ferroelectric layer by using the difference in coefficients of thermal expansion between the oxide layers and suppress the formation of an oxygen vacancy with respect to the ferroelectric layer. Thus, ferroelectric performance in a V-NAND memory can be improved. 다양한 실시예들은 강유전체 성능 향상을 위한 이중 산화물층들을 갖는 V-NAND 메모리 및 그 제조 방법을 제공하며, V-NAND 메모리는 일 방향으로 연장되는 강유전체층, 및 강유전체층을 사이에 두고 서로의 맞은 편에서, 일 방향으로 각각 연장되는 이중의 산화물층들을 포함할 수 있다. 다양한 실시예들에 따르면, 산화물층들이 산화물층들 사이에서의 열팽창 계수 차이를 이용하여 강유전체층에 대해 사방정상(orthorhombic phase) 형성을 유발시키고, 강유전체층에 대해 산소 빈자리 결함(oxygen vacancy) 형성을 억제시킴으로써, V-NAND 메모리에서의 강유전체 성능이 향상될 수 있다.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20220158325A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20220158325A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20220158325A3</originalsourceid><addsrcrecordid>eNqNjEEKwjAURLtxIeodPrgu1JSC25j8mmCTyG9a7KoUiSvRQj2BJ7fWHsDVwMx7s4zedWy5lTCHQeOoAcVrbY8gXXUoENxFSwRtPVLBG6QSckegzZnchOVI5LBA4UkLOCONs-FWIPwuvXJyUsayyrnwFX01rxBKbnAdLW7dfQibOVfRNkcvVBz6ZxuGvruGR3i1J2IJY8ku26cs4-l_1AfYIz2Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>V-NAND V-NAND MEMORY HAVING DOUBLE OXIDE INTERLAYERS FOR IMPROVING FERROELECTRIC PERFORMANCE AND METHOD FOR MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>JEONG JAEKYEONG ; YUN HEUB SONG ; PARK HYEONG JIN</creator><creatorcontrib>JEONG JAEKYEONG ; YUN HEUB SONG ; PARK HYEONG JIN</creatorcontrib><description>Various embodiments provide a V-NAND memory having double oxide layers for improving ferroelectric performance and a method of manufacturing the same, and the V-NAND memory may comprise: a ferroelectric layer extending in one direction; and double oxide layers arranged at opposite sides with the ferroelectric layer therebetween and each extending in the one direction. According to various embodiments, oxide layers induce the formation of an orthorhombic phase with respect to a ferroelectric layer by using the difference in coefficients of thermal expansion between the oxide layers and suppress the formation of an oxygen vacancy with respect to the ferroelectric layer. Thus, ferroelectric performance in a V-NAND memory can be improved. 다양한 실시예들은 강유전체 성능 향상을 위한 이중 산화물층들을 갖는 V-NAND 메모리 및 그 제조 방법을 제공하며, V-NAND 메모리는 일 방향으로 연장되는 강유전체층, 및 강유전체층을 사이에 두고 서로의 맞은 편에서, 일 방향으로 각각 연장되는 이중의 산화물층들을 포함할 수 있다. 다양한 실시예들에 따르면, 산화물층들이 산화물층들 사이에서의 열팽창 계수 차이를 이용하여 강유전체층에 대해 사방정상(orthorhombic phase) 형성을 유발시키고, 강유전체층에 대해 산소 빈자리 결함(oxygen vacancy) 형성을 억제시킴으로써, V-NAND 메모리에서의 강유전체 성능이 향상될 수 있다.</description><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221201&amp;DB=EPODOC&amp;CC=KR&amp;NR=20220158325A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221201&amp;DB=EPODOC&amp;CC=KR&amp;NR=20220158325A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JEONG JAEKYEONG</creatorcontrib><creatorcontrib>YUN HEUB SONG</creatorcontrib><creatorcontrib>PARK HYEONG JIN</creatorcontrib><title>V-NAND V-NAND MEMORY HAVING DOUBLE OXIDE INTERLAYERS FOR IMPROVING FERROELECTRIC PERFORMANCE AND METHOD FOR MANUFACTURING THE SAME</title><description>Various embodiments provide a V-NAND memory having double oxide layers for improving ferroelectric performance and a method of manufacturing the same, and the V-NAND memory may comprise: a ferroelectric layer extending in one direction; and double oxide layers arranged at opposite sides with the ferroelectric layer therebetween and each extending in the one direction. According to various embodiments, oxide layers induce the formation of an orthorhombic phase with respect to a ferroelectric layer by using the difference in coefficients of thermal expansion between the oxide layers and suppress the formation of an oxygen vacancy with respect to the ferroelectric layer. Thus, ferroelectric performance in a V-NAND memory can be improved. 다양한 실시예들은 강유전체 성능 향상을 위한 이중 산화물층들을 갖는 V-NAND 메모리 및 그 제조 방법을 제공하며, V-NAND 메모리는 일 방향으로 연장되는 강유전체층, 및 강유전체층을 사이에 두고 서로의 맞은 편에서, 일 방향으로 각각 연장되는 이중의 산화물층들을 포함할 수 있다. 다양한 실시예들에 따르면, 산화물층들이 산화물층들 사이에서의 열팽창 계수 차이를 이용하여 강유전체층에 대해 사방정상(orthorhombic phase) 형성을 유발시키고, 강유전체층에 대해 산소 빈자리 결함(oxygen vacancy) 형성을 억제시킴으로써, V-NAND 메모리에서의 강유전체 성능이 향상될 수 있다.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKwjAURLtxIeodPrgu1JSC25j8mmCTyG9a7KoUiSvRQj2BJ7fWHsDVwMx7s4zedWy5lTCHQeOoAcVrbY8gXXUoENxFSwRtPVLBG6QSckegzZnchOVI5LBA4UkLOCONs-FWIPwuvXJyUsayyrnwFX01rxBKbnAdLW7dfQibOVfRNkcvVBz6ZxuGvruGR3i1J2IJY8ku26cs4-l_1AfYIz2Y</recordid><startdate>20221201</startdate><enddate>20221201</enddate><creator>JEONG JAEKYEONG</creator><creator>YUN HEUB SONG</creator><creator>PARK HYEONG JIN</creator><scope>EVB</scope></search><sort><creationdate>20221201</creationdate><title>V-NAND V-NAND MEMORY HAVING DOUBLE OXIDE INTERLAYERS FOR IMPROVING FERROELECTRIC PERFORMANCE AND METHOD FOR MANUFACTURING THE SAME</title><author>JEONG JAEKYEONG ; YUN HEUB SONG ; PARK HYEONG JIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20220158325A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>JEONG JAEKYEONG</creatorcontrib><creatorcontrib>YUN HEUB SONG</creatorcontrib><creatorcontrib>PARK HYEONG JIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JEONG JAEKYEONG</au><au>YUN HEUB SONG</au><au>PARK HYEONG JIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>V-NAND V-NAND MEMORY HAVING DOUBLE OXIDE INTERLAYERS FOR IMPROVING FERROELECTRIC PERFORMANCE AND METHOD FOR MANUFACTURING THE SAME</title><date>2022-12-01</date><risdate>2022</risdate><abstract>Various embodiments provide a V-NAND memory having double oxide layers for improving ferroelectric performance and a method of manufacturing the same, and the V-NAND memory may comprise: a ferroelectric layer extending in one direction; and double oxide layers arranged at opposite sides with the ferroelectric layer therebetween and each extending in the one direction. According to various embodiments, oxide layers induce the formation of an orthorhombic phase with respect to a ferroelectric layer by using the difference in coefficients of thermal expansion between the oxide layers and suppress the formation of an oxygen vacancy with respect to the ferroelectric layer. Thus, ferroelectric performance in a V-NAND memory can be improved. 다양한 실시예들은 강유전체 성능 향상을 위한 이중 산화물층들을 갖는 V-NAND 메모리 및 그 제조 방법을 제공하며, V-NAND 메모리는 일 방향으로 연장되는 강유전체층, 및 강유전체층을 사이에 두고 서로의 맞은 편에서, 일 방향으로 각각 연장되는 이중의 산화물층들을 포함할 수 있다. 다양한 실시예들에 따르면, 산화물층들이 산화물층들 사이에서의 열팽창 계수 차이를 이용하여 강유전체층에 대해 사방정상(orthorhombic phase) 형성을 유발시키고, 강유전체층에 대해 산소 빈자리 결함(oxygen vacancy) 형성을 억제시킴으로써, V-NAND 메모리에서의 강유전체 성능이 향상될 수 있다.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20220158325A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title V-NAND V-NAND MEMORY HAVING DOUBLE OXIDE INTERLAYERS FOR IMPROVING FERROELECTRIC PERFORMANCE AND METHOD FOR MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T07%3A27%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JEONG%20JAEKYEONG&rft.date=2022-12-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20220158325A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true