PPR INLINE BUFFER FOR IN-MEMORY POST PACKAGE REPAIR PPR

In a memory system, a memory device has a memory array with multiple rows of memory having logical addresses mapped to their physical addresses and at least one spare row not having a logical address mapped to its physical address. A controller detects a failure of one of the multiple rows of memory...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	LEE JONGWON, BAINS KULJIT S
Format:	Patent
Sprache:	eng ; kor
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!