A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

Provided is a semiconductor device manufacturing method for improving the reliability of the semiconductor device by filling a chipping area. The semiconductor device manufacturing method comprises: forming a mold structure in which a plurality of mold insulating layers and a plurality of sacrificia...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YOO SEOK HYUN, KIM DONG WOO, HONG SEUNG WAN, CHOI WOONG SEON, PARK JUNG JAE, DONG KI YOUNG, CHOO SEI WUNG, KIM JUNG HO, LEE YONG JUN
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YOO SEOK HYUN
KIM DONG WOO
HONG SEUNG WAN
CHOI WOONG SEON
PARK JUNG JAE
DONG KI YOUNG
CHOO SEI WUNG
KIM JUNG HO
LEE YONG JUN
description Provided is a semiconductor device manufacturing method for improving the reliability of the semiconductor device by filling a chipping area. The semiconductor device manufacturing method comprises: forming a mold structure in which a plurality of mold insulating layers and a plurality of sacrificial layers are alternately stacked on a substrate; forming a vertical channel hole penetrating the mold structure; forming a vertical sacrificial layer in the range of 6 nm to 9 nm along a side surface of the vertical channel hole; uniformly etching a part of the vertical sacrificial layer in a thickness direction of the vertical sacrificial layer to form a trimmed vertical sacrificial layer; and converting the trimmed vertical sacrificial layer into a blocking dielectric layer, and forming a semiconductor channel layer extending along the sidewall of the vertical channel hole on the blocking dielectric layer. 반도체 소자 제조 방법이 제공된다. 상기 반도체 소자 제조 방법은 기판 상에, 복수의 몰드 절연층 및 복수의 희생층들이 교대로 적층되는 몰드 구조체를 형성하고, 몰드 구조체를 관통하는 수직 채널 홀을 형성하고, 수직 채널 홀의 측면을 따라 6nm 내지 9nm 범위의 수직 희생막을 형성하고, 수직 희생막의 두께 방향으로 수직 희생막의 일부를 균일하게 식각하여, 트리밍된 수직 희생막을 형성하고, 트리밍된 수직 희생막을 블로킹 유전막으로 변환시키고, 블로킹 유전막 상에, 수직 채널 홀의 측벽을 따라 연장되는 반도체 채널막을 형성하는 것을 포함한다.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20200085685A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20200085685A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20200085685A3</originalsourceid><addsrcrecordid>eNrjZNBzVPB1DfHwd1Hwd1PwdfQLdXN0DgkN8vRzVwh29fV09vdzCXUO8Q9ScHEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8d5BRgZGBgYGFqZmFqaOxsSpAgBuGyaT</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>YOO SEOK HYUN ; KIM DONG WOO ; HONG SEUNG WAN ; CHOI WOONG SEON ; PARK JUNG JAE ; DONG KI YOUNG ; CHOO SEI WUNG ; KIM JUNG HO ; LEE YONG JUN</creator><creatorcontrib>YOO SEOK HYUN ; KIM DONG WOO ; HONG SEUNG WAN ; CHOI WOONG SEON ; PARK JUNG JAE ; DONG KI YOUNG ; CHOO SEI WUNG ; KIM JUNG HO ; LEE YONG JUN</creatorcontrib><description>Provided is a semiconductor device manufacturing method for improving the reliability of the semiconductor device by filling a chipping area. The semiconductor device manufacturing method comprises: forming a mold structure in which a plurality of mold insulating layers and a plurality of sacrificial layers are alternately stacked on a substrate; forming a vertical channel hole penetrating the mold structure; forming a vertical sacrificial layer in the range of 6 nm to 9 nm along a side surface of the vertical channel hole; uniformly etching a part of the vertical sacrificial layer in a thickness direction of the vertical sacrificial layer to form a trimmed vertical sacrificial layer; and converting the trimmed vertical sacrificial layer into a blocking dielectric layer, and forming a semiconductor channel layer extending along the sidewall of the vertical channel hole on the blocking dielectric layer. 반도체 소자 제조 방법이 제공된다. 상기 반도체 소자 제조 방법은 기판 상에, 복수의 몰드 절연층 및 복수의 희생층들이 교대로 적층되는 몰드 구조체를 형성하고, 몰드 구조체를 관통하는 수직 채널 홀을 형성하고, 수직 채널 홀의 측면을 따라 6nm 내지 9nm 범위의 수직 희생막을 형성하고, 수직 희생막의 두께 방향으로 수직 희생막의 일부를 균일하게 식각하여, 트리밍된 수직 희생막을 형성하고, 트리밍된 수직 희생막을 블로킹 유전막으로 변환시키고, 블로킹 유전막 상에, 수직 채널 홀의 측벽을 따라 연장되는 반도체 채널막을 형성하는 것을 포함한다.</description><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200715&amp;DB=EPODOC&amp;CC=KR&amp;NR=20200085685A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200715&amp;DB=EPODOC&amp;CC=KR&amp;NR=20200085685A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YOO SEOK HYUN</creatorcontrib><creatorcontrib>KIM DONG WOO</creatorcontrib><creatorcontrib>HONG SEUNG WAN</creatorcontrib><creatorcontrib>CHOI WOONG SEON</creatorcontrib><creatorcontrib>PARK JUNG JAE</creatorcontrib><creatorcontrib>DONG KI YOUNG</creatorcontrib><creatorcontrib>CHOO SEI WUNG</creatorcontrib><creatorcontrib>KIM JUNG HO</creatorcontrib><creatorcontrib>LEE YONG JUN</creatorcontrib><title>A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><description>Provided is a semiconductor device manufacturing method for improving the reliability of the semiconductor device by filling a chipping area. The semiconductor device manufacturing method comprises: forming a mold structure in which a plurality of mold insulating layers and a plurality of sacrificial layers are alternately stacked on a substrate; forming a vertical channel hole penetrating the mold structure; forming a vertical sacrificial layer in the range of 6 nm to 9 nm along a side surface of the vertical channel hole; uniformly etching a part of the vertical sacrificial layer in a thickness direction of the vertical sacrificial layer to form a trimmed vertical sacrificial layer; and converting the trimmed vertical sacrificial layer into a blocking dielectric layer, and forming a semiconductor channel layer extending along the sidewall of the vertical channel hole on the blocking dielectric layer. 반도체 소자 제조 방법이 제공된다. 상기 반도체 소자 제조 방법은 기판 상에, 복수의 몰드 절연층 및 복수의 희생층들이 교대로 적층되는 몰드 구조체를 형성하고, 몰드 구조체를 관통하는 수직 채널 홀을 형성하고, 수직 채널 홀의 측면을 따라 6nm 내지 9nm 범위의 수직 희생막을 형성하고, 수직 희생막의 두께 방향으로 수직 희생막의 일부를 균일하게 식각하여, 트리밍된 수직 희생막을 형성하고, 트리밍된 수직 희생막을 블로킹 유전막으로 변환시키고, 블로킹 유전막 상에, 수직 채널 홀의 측벽을 따라 연장되는 반도체 채널막을 형성하는 것을 포함한다.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBzVPB1DfHwd1Hwd1PwdfQLdXN0DgkN8vRzVwh29fV09vdzCXUO8Q9ScHEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8d5BRgZGBgYGFqZmFqaOxsSpAgBuGyaT</recordid><startdate>20200715</startdate><enddate>20200715</enddate><creator>YOO SEOK HYUN</creator><creator>KIM DONG WOO</creator><creator>HONG SEUNG WAN</creator><creator>CHOI WOONG SEON</creator><creator>PARK JUNG JAE</creator><creator>DONG KI YOUNG</creator><creator>CHOO SEI WUNG</creator><creator>KIM JUNG HO</creator><creator>LEE YONG JUN</creator><scope>EVB</scope></search><sort><creationdate>20200715</creationdate><title>A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><author>YOO SEOK HYUN ; KIM DONG WOO ; HONG SEUNG WAN ; CHOI WOONG SEON ; PARK JUNG JAE ; DONG KI YOUNG ; CHOO SEI WUNG ; KIM JUNG HO ; LEE YONG JUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20200085685A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YOO SEOK HYUN</creatorcontrib><creatorcontrib>KIM DONG WOO</creatorcontrib><creatorcontrib>HONG SEUNG WAN</creatorcontrib><creatorcontrib>CHOI WOONG SEON</creatorcontrib><creatorcontrib>PARK JUNG JAE</creatorcontrib><creatorcontrib>DONG KI YOUNG</creatorcontrib><creatorcontrib>CHOO SEI WUNG</creatorcontrib><creatorcontrib>KIM JUNG HO</creatorcontrib><creatorcontrib>LEE YONG JUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YOO SEOK HYUN</au><au>KIM DONG WOO</au><au>HONG SEUNG WAN</au><au>CHOI WOONG SEON</au><au>PARK JUNG JAE</au><au>DONG KI YOUNG</au><au>CHOO SEI WUNG</au><au>KIM JUNG HO</au><au>LEE YONG JUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><date>2020-07-15</date><risdate>2020</risdate><abstract>Provided is a semiconductor device manufacturing method for improving the reliability of the semiconductor device by filling a chipping area. The semiconductor device manufacturing method comprises: forming a mold structure in which a plurality of mold insulating layers and a plurality of sacrificial layers are alternately stacked on a substrate; forming a vertical channel hole penetrating the mold structure; forming a vertical sacrificial layer in the range of 6 nm to 9 nm along a side surface of the vertical channel hole; uniformly etching a part of the vertical sacrificial layer in a thickness direction of the vertical sacrificial layer to form a trimmed vertical sacrificial layer; and converting the trimmed vertical sacrificial layer into a blocking dielectric layer, and forming a semiconductor channel layer extending along the sidewall of the vertical channel hole on the blocking dielectric layer. 반도체 소자 제조 방법이 제공된다. 상기 반도체 소자 제조 방법은 기판 상에, 복수의 몰드 절연층 및 복수의 희생층들이 교대로 적층되는 몰드 구조체를 형성하고, 몰드 구조체를 관통하는 수직 채널 홀을 형성하고, 수직 채널 홀의 측면을 따라 6nm 내지 9nm 범위의 수직 희생막을 형성하고, 수직 희생막의 두께 방향으로 수직 희생막의 일부를 균일하게 식각하여, 트리밍된 수직 희생막을 형성하고, 트리밍된 수직 희생막을 블로킹 유전막으로 변환시키고, 블로킹 유전막 상에, 수직 채널 홀의 측벽을 따라 연장되는 반도체 채널막을 형성하는 것을 포함한다.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20200085685A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title A METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T03%3A40%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YOO%20SEOK%20HYUN&rft.date=2020-07-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20200085685A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true