ELECTRONIC DEVICE AND METHOD FOR FABRICATING THE SAME

An electronic device is provided. According to an embodiment of the present invention, the electronic device includes a semiconductor memory. The semiconductor memory comprises: a magnetic tunnel junction (MTJ) structure including a free layer, a fixed layer and a tunnel barrier layer wherein the fr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, GUK CHEON, CHOI, WON JOON, NOH, SEUNG MO, JUNG, KU YOUL, KIM, YANG KON, LIM, JONG KOO
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An electronic device is provided. According to an embodiment of the present invention, the electronic device includes a semiconductor memory. The semiconductor memory comprises: a magnetic tunnel junction (MTJ) structure including a free layer, a fixed layer and a tunnel barrier layer wherein the free layer has a changeable magnetization direction, the fixed layer has a fixed magnetization direction and the tunnel barrier layer is interposed between the free layer and the fixed layer; and a lower layer located under the MTJ structure. The lower layer comprises: a first lower layer including a silicon-based alloy; a second lower layer including metal; and a blocking layer interposed between the first lower layer and the second lower layer wherein the blocking layer includes an amorphous material. Therefore, the electronic device can improve features of a variable resistance element. 전자 장치가 제공된다. 본 발명의 일 실시예에 따른 전자 장치는, 반도체 메모리를 포함하는 전자 장치로서, 상기 반도체 메모리는, 변경 가능한 자화 방향을 갖는 자유층, 고정된 자화 방향을 갖는 고정층, 및 상기 자유층과 상기 고정층 사이에 개재되는 터널 베리어층을 포함하는 MTJ(Mangetic Tunnel Junction) 구조물; 및 상기 MTJ 구조물의 아래에 위치하는 하부층을 포함하고, 상기 하부층은, 실리콘계 합금(silicon-based alloy)을 포함하는 제1 하부층; 금속을 포함하는 제2 하부층; 및 상기 제1 하부층과 상기 제2 하부층 사이에 개재되며 비정질 물질을 포함하는 블로킹층을 포함할 수 있다.