LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD, AND SEMICONDUCTOR DEVICE FABRICATED BY USING THE SAME

LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD, AND SEMICONDUCTOR DEVICE FABRICATED BY USING THE SAME

Provided are a layout design system and a semiconductor device fabricated thereby. The layout design system includes a processor, a storage unit which stores a first unit design with a first cross section without arranging a termination on the edge thereof, and a design module which generates a seco...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SONG, TAE JOONG, OH, SANG KYU, HA,YA, PAEK, SEUNG WEON, BAEK, SANG HOON
Format: Patent
Sprache:eng ; kor
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SONG, TAE JOONG
OH, SANG KYU
HA,YA
PAEK, SEUNG WEON
BAEK, SANG HOON
description Provided are a layout design system and a semiconductor device fabricated thereby. The layout design system includes a processor, a storage unit which stores a first unit design with a first cross section without arranging a termination on the edge thereof, and a design module which generates a second unit design with a second cross section which is larger than the first cross section by arranging the termination on the edge of at least one first unit design by using the processor. 레이아웃 디자인 시스템 및 이를 이용하여 제조된 반도체 장치가 제공된다. 레이아웃 디자인 시스템은, 프로세서, 그 가장 자리에 터미네이션(termination)이 미배치되고, 제1 단면적을 갖는 제1 유닛 디자인이 저장된 저장부, 및 프로세서를 이용하여, 적어도 하나의 제1 유닛 디자인의 가장 자리에 터미네이션을 배치하여 제1 단면적 보다 큰 제2 단면적을 갖는 제2 유닛 디자인을 생성하는 디자인 모듈을 포함한다.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20150058598A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20150058598A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20150058598A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQgOEuDqK-w4FrhaoU2jFNrm3QJJC7CJlKkTiJFur7o4OLm9MPP98yG88iusCgkHRngSIxmhx-r0HuncpBWAWERktnVZDs_AdctERoReO1FIwKmgiBtO2AewQSBtfZ4jbe57T5dpVtW2TZ79L0HNI8jdf0SK_h5A_FviyKsirrShz_U29n2TRX</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD, AND SEMICONDUCTOR DEVICE FABRICATED BY USING THE SAME</title><source>esp@cenet</source><creator>SONG, TAE JOONG ; OH, SANG KYU ; HA,YA ; PAEK, SEUNG WEON ; BAEK, SANG HOON</creator><creatorcontrib>SONG, TAE JOONG ; OH, SANG KYU ; HA,YA ; PAEK, SEUNG WEON ; BAEK, SANG HOON</creatorcontrib><description>Provided are a layout design system and a semiconductor device fabricated thereby. The layout design system includes a processor, a storage unit which stores a first unit design with a first cross section without arranging a termination on the edge thereof, and a design module which generates a second unit design with a second cross section which is larger than the first cross section by arranging the termination on the edge of at least one first unit design by using the processor. 레이아웃 디자인 시스템 및 이를 이용하여 제조된 반도체 장치가 제공된다. 레이아웃 디자인 시스템은, 프로세서, 그 가장 자리에 터미네이션(termination)이 미배치되고, 제1 단면적을 갖는 제1 유닛 디자인이 저장된 저장부, 및 프로세서를 이용하여, 적어도 하나의 제1 유닛 디자인의 가장 자리에 터미네이션을 배치하여 제1 단면적 보다 큰 제2 단면적을 갖는 제2 유닛 디자인을 생성하는 디자인 모듈을 포함한다.</description><language>eng ; kor</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150529&amp;DB=EPODOC&amp;CC=KR&amp;NR=20150058598A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150529&amp;DB=EPODOC&amp;CC=KR&amp;NR=20150058598A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SONG, TAE JOONG</creatorcontrib><creatorcontrib>OH, SANG KYU</creatorcontrib><creatorcontrib>HA,YA</creatorcontrib><creatorcontrib>PAEK, SEUNG WEON</creatorcontrib><creatorcontrib>BAEK, SANG HOON</creatorcontrib><title>LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD, AND SEMICONDUCTOR DEVICE FABRICATED BY USING THE SAME</title><description>Provided are a layout design system and a semiconductor device fabricated thereby. The layout design system includes a processor, a storage unit which stores a first unit design with a first cross section without arranging a termination on the edge thereof, and a design module which generates a second unit design with a second cross section which is larger than the first cross section by arranging the termination on the edge of at least one first unit design by using the processor. 레이아웃 디자인 시스템 및 이를 이용하여 제조된 반도체 장치가 제공된다. 레이아웃 디자인 시스템은, 프로세서, 그 가장 자리에 터미네이션(termination)이 미배치되고, 제1 단면적을 갖는 제1 유닛 디자인이 저장된 저장부, 및 프로세서를 이용하여, 적어도 하나의 제1 유닛 디자인의 가장 자리에 터미네이션을 배치하여 제1 단면적 보다 큰 제2 단면적을 갖는 제2 유닛 디자인을 생성하는 디자인 모듈을 포함한다.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQgOEuDqK-w4FrhaoU2jFNrm3QJJC7CJlKkTiJFur7o4OLm9MPP98yG88iusCgkHRngSIxmhx-r0HuncpBWAWERktnVZDs_AdctERoReO1FIwKmgiBtO2AewQSBtfZ4jbe57T5dpVtW2TZ79L0HNI8jdf0SK_h5A_FviyKsirrShz_U29n2TRX</recordid><startdate>20150529</startdate><enddate>20150529</enddate><creator>SONG, TAE JOONG</creator><creator>OH, SANG KYU</creator><creator>HA,YA</creator><creator>PAEK, SEUNG WEON</creator><creator>BAEK, SANG HOON</creator><scope>EVB</scope></search><sort><creationdate>20150529</creationdate><title>LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD, AND SEMICONDUCTOR DEVICE FABRICATED BY USING THE SAME</title><author>SONG, TAE JOONG ; OH, SANG KYU ; HA,YA ; PAEK, SEUNG WEON ; BAEK, SANG HOON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20150058598A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SONG, TAE JOONG</creatorcontrib><creatorcontrib>OH, SANG KYU</creatorcontrib><creatorcontrib>HA,YA</creatorcontrib><creatorcontrib>PAEK, SEUNG WEON</creatorcontrib><creatorcontrib>BAEK, SANG HOON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SONG, TAE JOONG</au><au>OH, SANG KYU</au><au>HA,YA</au><au>PAEK, SEUNG WEON</au><au>BAEK, SANG HOON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD, AND SEMICONDUCTOR DEVICE FABRICATED BY USING THE SAME</title><date>2015-05-29</date><risdate>2015</risdate><abstract>Provided are a layout design system and a semiconductor device fabricated thereby. The layout design system includes a processor, a storage unit which stores a first unit design with a first cross section without arranging a termination on the edge thereof, and a design module which generates a second unit design with a second cross section which is larger than the first cross section by arranging the termination on the edge of at least one first unit design by using the processor. 레이아웃 디자인 시스템 및 이를 이용하여 제조된 반도체 장치가 제공된다. 레이아웃 디자인 시스템은, 프로세서, 그 가장 자리에 터미네이션(termination)이 미배치되고, 제1 단면적을 갖는 제1 유닛 디자인이 저장된 저장부, 및 프로세서를 이용하여, 적어도 하나의 제1 유닛 디자인의 가장 자리에 터미네이션을 배치하여 제1 단면적 보다 큰 제2 단면적을 갖는 제2 유닛 디자인을 생성하는 디자인 모듈을 포함한다.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20150058598A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
title LAYOUT DESIGN SYSTEM, LAYOUT DESIGN METHOD, AND SEMICONDUCTOR DEVICE FABRICATED BY USING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T22%3A21%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SONG,%20TAE%20JOONG&rft.date=2015-05-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20150058598A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true