METHOD FOR FABRICATING SEMICONDUCTOR DEVICE

Provided is a method for manufacturing a semiconductor component capable of strengthening stress of a channel area of a transistor by using a silicide film having high tensile stress in a source and drain area. The method for manufacturing the semiconductor component comprises a step for forming a f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JEON, TAEK SOO, KIM, JIN BUM, KOO, KYUNG BUM, KIM, JU YOUN, CHA, TAE HO
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JEON, TAEK SOO
KIM, JIN BUM
KOO, KYUNG BUM
KIM, JU YOUN
CHA, TAE HO
description Provided is a method for manufacturing a semiconductor component capable of strengthening stress of a channel area of a transistor by using a silicide film having high tensile stress in a source and drain area. The method for manufacturing the semiconductor component comprises a step for forming a first gate pattern which a first silicon gate electrode is exposed on a first active area of a substrate; a step for forming a second gate pattern which a second silicon gate electrode and a first gate mask are successively laminated on a second active area of the substrate; a step for forming a first phase silicide film on the first active area of both sides of the first gate pattern, the first silicon gate electrode, and the second active area of both sides of the second gate pattern; a step for forming an interlayer insulation film which surrounds the first gate pattern and the second gate pattern, and exposes the first phase silicide film on the first silicon gate electrode and the first gate mask; and a step for forming a second phase silicide film by spreading silicide to the second silicon gate electrode after forming a pattern of the interlayer insulation film.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20130136789A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20130136789A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20130136789A3</originalsourceid><addsrcrecordid>eNrjZND2dQ3x8HdRcPMPUnBzdArydHYM8fRzVwh29fV09vdzCXUOAcq4uIZ5OrvyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JJ47yAjA0NjIDIzt7B0NCZOFQADoSXP</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR FABRICATING SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>JEON, TAEK SOO ; KIM, JIN BUM ; KOO, KYUNG BUM ; KIM, JU YOUN ; CHA, TAE HO</creator><creatorcontrib>JEON, TAEK SOO ; KIM, JIN BUM ; KOO, KYUNG BUM ; KIM, JU YOUN ; CHA, TAE HO</creatorcontrib><description>Provided is a method for manufacturing a semiconductor component capable of strengthening stress of a channel area of a transistor by using a silicide film having high tensile stress in a source and drain area. The method for manufacturing the semiconductor component comprises a step for forming a first gate pattern which a first silicon gate electrode is exposed on a first active area of a substrate; a step for forming a second gate pattern which a second silicon gate electrode and a first gate mask are successively laminated on a second active area of the substrate; a step for forming a first phase silicide film on the first active area of both sides of the first gate pattern, the first silicon gate electrode, and the second active area of both sides of the second gate pattern; a step for forming an interlayer insulation film which surrounds the first gate pattern and the second gate pattern, and exposes the first phase silicide film on the first silicon gate electrode and the first gate mask; and a step for forming a second phase silicide film by spreading silicide to the second silicon gate electrode after forming a pattern of the interlayer insulation film.</description><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131213&amp;DB=EPODOC&amp;CC=KR&amp;NR=20130136789A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131213&amp;DB=EPODOC&amp;CC=KR&amp;NR=20130136789A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JEON, TAEK SOO</creatorcontrib><creatorcontrib>KIM, JIN BUM</creatorcontrib><creatorcontrib>KOO, KYUNG BUM</creatorcontrib><creatorcontrib>KIM, JU YOUN</creatorcontrib><creatorcontrib>CHA, TAE HO</creatorcontrib><title>METHOD FOR FABRICATING SEMICONDUCTOR DEVICE</title><description>Provided is a method for manufacturing a semiconductor component capable of strengthening stress of a channel area of a transistor by using a silicide film having high tensile stress in a source and drain area. The method for manufacturing the semiconductor component comprises a step for forming a first gate pattern which a first silicon gate electrode is exposed on a first active area of a substrate; a step for forming a second gate pattern which a second silicon gate electrode and a first gate mask are successively laminated on a second active area of the substrate; a step for forming a first phase silicide film on the first active area of both sides of the first gate pattern, the first silicon gate electrode, and the second active area of both sides of the second gate pattern; a step for forming an interlayer insulation film which surrounds the first gate pattern and the second gate pattern, and exposes the first phase silicide film on the first silicon gate electrode and the first gate mask; and a step for forming a second phase silicide film by spreading silicide to the second silicon gate electrode after forming a pattern of the interlayer insulation film.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND2dQ3x8HdRcPMPUnBzdArydHYM8fRzVwh29fV09vdzCXUOAcq4uIZ5OrvyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JJ47yAjA0NjIDIzt7B0NCZOFQADoSXP</recordid><startdate>20131213</startdate><enddate>20131213</enddate><creator>JEON, TAEK SOO</creator><creator>KIM, JIN BUM</creator><creator>KOO, KYUNG BUM</creator><creator>KIM, JU YOUN</creator><creator>CHA, TAE HO</creator><scope>EVB</scope></search><sort><creationdate>20131213</creationdate><title>METHOD FOR FABRICATING SEMICONDUCTOR DEVICE</title><author>JEON, TAEK SOO ; KIM, JIN BUM ; KOO, KYUNG BUM ; KIM, JU YOUN ; CHA, TAE HO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20130136789A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>JEON, TAEK SOO</creatorcontrib><creatorcontrib>KIM, JIN BUM</creatorcontrib><creatorcontrib>KOO, KYUNG BUM</creatorcontrib><creatorcontrib>KIM, JU YOUN</creatorcontrib><creatorcontrib>CHA, TAE HO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JEON, TAEK SOO</au><au>KIM, JIN BUM</au><au>KOO, KYUNG BUM</au><au>KIM, JU YOUN</au><au>CHA, TAE HO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR FABRICATING SEMICONDUCTOR DEVICE</title><date>2013-12-13</date><risdate>2013</risdate><abstract>Provided is a method for manufacturing a semiconductor component capable of strengthening stress of a channel area of a transistor by using a silicide film having high tensile stress in a source and drain area. The method for manufacturing the semiconductor component comprises a step for forming a first gate pattern which a first silicon gate electrode is exposed on a first active area of a substrate; a step for forming a second gate pattern which a second silicon gate electrode and a first gate mask are successively laminated on a second active area of the substrate; a step for forming a first phase silicide film on the first active area of both sides of the first gate pattern, the first silicon gate electrode, and the second active area of both sides of the second gate pattern; a step for forming an interlayer insulation film which surrounds the first gate pattern and the second gate pattern, and exposes the first phase silicide film on the first silicon gate electrode and the first gate mask; and a step for forming a second phase silicide film by spreading silicide to the second silicon gate electrode after forming a pattern of the interlayer insulation film.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20130136789A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T06%3A11%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JEON,%20TAEK%20SOO&rft.date=2013-12-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20130136789A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true