Semiconductor memory device performing multi-cycle self refresh and method of verifying the same
PURPOSE: A semiconductor memory device and a verifying method thereof are provided to reduce power consumption of a memory device by easily detecting defects in a multi-cycle self refresh operation. CONSTITUTION: A memory cell array(190) includes first cells and second cells. A tag information regis...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PURPOSE: A semiconductor memory device and a verifying method thereof are provided to reduce power consumption of a memory device by easily detecting defects in a multi-cycle self refresh operation. CONSTITUTION: A memory cell array(190) includes first cells and second cells. A tag information register(210) stores refresh cycle information abut each word line connected to the first cells and the second cells. A refresh control circuit(300) generates a refresh enable signal and a refresh address by referring to refresh cycle information stored in the tag information register. A DQ pin connects data stored in the memory cell array to the outside. A refresh address and a refresh enable signal are transmitted to the outside through the DQ pin. |
---|