A CIRCUIT FOR MEASURING A CAPACITANCE
PURPOSE: An electrostatic capacity sense circuit is provided to prevent addition of components while reducing a chip area by measuring electrostatic capacity with time measured by a counter without using a standard resistor or a standard capacitor. CONSTITUTION: A variable pulse signal generator(100...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | PURPOSE: An electrostatic capacity sense circuit is provided to prevent addition of components while reducing a chip area by measuring electrostatic capacity with time measured by a counter without using a standard resistor or a standard capacitor. CONSTITUTION: A variable pulse signal generator(100) generates a pulse signal. A current drive controller(110) discharges capacitor based on a level of the pulse signal. A signal converter(120) outputs a digital signal with a selected level and selects one level between the different level based on a range of voltage applied to the capacitor. A counter(130) measures the time to continue to one level. |
|---|